- 您现在的位置：买卖IC网 > PDF目录22004 > CAT34TS02VP2IGT4 (ON Semiconductor)IC TEMP SENSOR WITH MEMORY 8TDFN PDF资料下载
参数资料
| 型号： | CAT34TS02VP2IGT4 |
| 厂商： | ON Semiconductor |
| 文件页数： | 7/21页 |
| 文件大小： | 194K |
| 描述： | IC TEMP SENSOR WITH MEMORY 8TDFN |
| 标准包装： | 4,000 |
| 功能： | 温度监控系统（传感器） |
| 传感器类型： | 内部 |
| 感应温度： | -20°C ~ 125°C |
| 精确度： | ±3°C |
| 拓扑： | ADC，比较器，寄存器库 |
| 输出类型： | 2 线串行，I²C?/SMBUS? |
| 输出警报： | 是 |
| 输出风扇： | 无 |
| 电源电压： | 3 V ~ 3.6 V |
| 工作温度： | -20°C ~ 125°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 8-WFDFN 裸露焊盘 |
| 供应商设备封装： | 8-TDFN（2x3） |
| 包装： | 带卷 (TR) |
CAT34TS02
http://onsemi.com
7
Pin Description
SCL: The Serial Clock input pin accepts the Serial Clock
generated by the Master (Host).
SDA: The Serial Data I/O pin receives input data and
transmits data stored in the internal registers. In transmit
mode, this pin is open drain. Data is acquired on the positive
edge, and is delivered on the negative edge of SCL.
A0, A1 and A2: The Address pins accept the device address.
These pins have onchip pulldown resistors.
EVENT
: The opendrain EVENT
pin can be programmed
to signal over/under temperature limit conditions.
PowerOn Reset (POR)
The CAT34TS02 incorporates PowerOn Reset (POR)
circuitry which protects the device against powering up to
invalid state. The TS component will power up into
conversion mode after V
CC
exceeds the TS POR trigger
level and the SPD component will power up into standby
mode after V
CC
exceeds the SPD POR trigger level. Both the
TS and SPD components will power down into Reset mode
when V
CC
drops below their respective POR trigger levels.
This bidirectional POR behavior protects the CAT34TS02
against brownout failure following a temporary loss of
power. The POR trigger levels are set below the minimum
operating V
CC
level.
Device Interface
The CAT34TS02 supports the InterIntegrated Circuit
(I
2
C) and the System Management Bus (SMBus) data
transmission protocols. These protocols describe serial
communication between transmitters and receivers sharing
a 2wire data bus. Data ow is controlled by a Master
device, which generates the serial clock and the START and
STOP conditions. The CAT34TS02 acts as a Slave device.
Master and Slave alternate as transmitter and receiver. Up to
8 CAT34TS02 devices may be present on the bus
simultaneously, and can be individually addressed by
matching the logic state of the address inputs A0, A1, and
A2.
I
2
C/SMBus Protocol
The I
2
C/SMBus uses two wires, one for clock (SCL) and
one for data (SDA). The two wires are connected to the V
CC
supply via pullup resistors. Master and Slave devices
connect to the bus via their respective SCL and SDA pins.
The transmitting device pulls down the SDA line to
transmit a 0 and releases it to transmit a 1.
Data transfer may be initiated only when the bus is not
busy (see A.C. Characteristics).
During data transfer, the SDA line must remain stable
while the SCL line is HIGH. An SDA transition while SCL
is HIGH will be interpreted as a START or STOP condition
(Figure 20).
START
The START condition precedes all commands. It consists
of a HIGH to LOW transition on SDA while SCL is HIGH.
The START acts as a wakeup call to all Slaves. Absent a
START, a Slave will not respond to commands.
STOP
The STOP condition completes all commands. It consists
of a LOW to HIGH transition on SDA while SCL is HIGH.
The STOP tells the Slave that no more data will be written
to or read from the Slave.
Device Addressing
The Master initiates data transfer by creating a START
condition on the bus. The Master then broadcasts an 8bit
serial Slave address. The first 4 bits of the Slave address (the
preamble) select either the Temperature Sensor (TS)
registers (0011) or the EEPROM memory contents (1010),
as shown in Figure 21. The next 3 bits, A2, A1 and A0, select
one of 8 possible Slave devices. The last bit, R/W
, specifies
whether a Read (1) or Write (0) operation is being
performed.
Acknowledge
A matching Slave address is acknowledged (ACK) by the
Slave by pulling down the SDA line during the 9
th
clock
cycle (Figure 22). After that, the Slave will acknowledge all
data bytes sent to the bus by the Master. When the Slave is
the transmitter, the Master will in turn acknowledge data
bytes in the 9
th
clock cycle. The Slave will stop transmitting
after the Master does not respond with acknowledge
(NoACK) and then issues a STOP. Bus timing is illustrated
in Figure 23.
相关PDF资料 |
PDF描述 |
|---|---|
| NCP502SQ30T1G | IC REG LDO 3V .18A SC70-5 |
| HAZ151MBABRBKR | CAP CER 150PF 1KV 20% RADIAL |
| NCP502SQ28T1G | IC REG LDO 2.8V .18A SC70-5 |
| TAP686K010SRW | CAP TANT 68UF 10V 10% RADIAL |
| GEM10DRXH | CONN EDGECARD 20POS DIP .156 SLD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CAT34TS04 | 制造商:ONSEMI 制造商全称:ON Semiconductor 功能描述:Digital Output Temperature Sensor with On-board SPD EEPROM |
| CAT34TS04EVP2GT4A | 功能描述:TEMPERATURE SENSOR WITH 制造商:on semiconductor 系列:- 零件状态:在售 传感器类型:数字，本地 检测温度 - 本地:-20°C ~ 125°C 检测温度 - 远程:- 输出类型:I2C/SMBus 电压 - 电源:2.2 V ~ 5.5 V 分辨率:12 b 特性:输出开关，可编程极限，可编程分辨率，待机模式 精度 - 最高（最低）:±1°C（±3°C） 测试条件:75°C ~ 95°C（-20°C ~ 125°C） 工作温度:-45°C ~ 130°C 安装类型:表面贴装 标准包装:4,000 |
| CAT34TS04HU4GT4A | 制造商:ONSEMI 制造商全称:ON Semiconductor 功能描述:Digital Output Temperature Sensor with On-board SPD EEPROM |
| CAT34TS04VP2GT4A | 制造商:ONSEMI 制造商全称:ON Semiconductor 功能描述:Digital Output Temperature Sensor with On-board SPD EEPROM |
| CAT34WC02 | 制造商:CATALYST 制造商全称:Catalyst Semiconductor 功能描述:2-kb I2C Serial EEPROM, Serial Presence Detect |
发布紧急采购，3分钟左右您将得到回复。