- 您现在的位置：买卖IC网 > PDF目录169496 > CAT34WC02GYI-TE13REV-C 256 X 8 I2C/2-WIRE SERIAL EEPROM, PDSO8 PDF资料下载
参数资料
| 型号： | CAT34WC02GYI-TE13REV-C |
| 元件分类： | PROM |
| 英文描述： | 256 X 8 I2C/2-WIRE SERIAL EEPROM, PDSO8 |
| 封装： | GREEN, TSSOP-8 |
| 文件页数： | 8/10页 |
| 文件大小： | 274K |
| 代理商： | CAT34WC02GYI-TE13REV-C |
Discontinued
Part
CAT34WC02
7
Doc No. 1003, Rev. O
2005 by Catalyst Semiconductor, Inc.
Characteristics subject to change without notice
memory array is protected and becomes read only. The
entire memory becomes write protected regardless of
whether the write protect register has been written or
not. When WP pin is tied to Vcc, the user cannot program
the write protect register. If the WP pin is left floating or
tied to Vss, the device can be written into (except the first
128 bytes if the write protect register is programmed).
Software
The software protection on the CAT34WC02 protects
the first 128 bytes of the memory array permanently.
Software write protect is implemented by programming
the write protect register. A user can write only once to
the write protect register and once written it is irrevers-
ible (even if you reset the CAT34WC02).
The write protection register is written by sending a
regular byte write command with the slave address set
to 0110 instead of 1010. After the initial access to the
register, the device will not acknowledge any further
access to this register.
READ OPERATIONS
The READ operation for the CAT34WC02 is initiated in
the same manner as the write operation with the one
exception that the R/
W bit is set to a one. Three different
READ operations are possible: Immediate Address
READ, Selective READ and Sequential READ.
Immediate Address Read
The CAT34WC02’s address counter contains the ad-
dress of the last byte accessed, incremented by one. In
other words, if the last READ or WRITE access was to
address N, the READ immediately following would ac-
cess data from address N + 1. If N = 255 for 34WC02,
then the counter will ‘wrap around’ to address 0 and
continue to clock out data. After the CAT34WC02 re-
ceives its slave address information (with the R/
W bit set
to one), it issues an acknowledge, then transmits the 8-
bit byte requested. The master device does not send an
acknowledge but will generate a STOP condition.
Selective Read
Selective READ operations allow the Master device to
select at random any memory location for a READ
operation. The Master device first performs a ‘dummy’
write operation by sending the START condition, slave
address and byte address of the location it wishes to
read. After the CAT34WC02 acknowledge the word
address, the Master device resends the START condi-
tion and the slave address, this time with the R/
W bit set
to one. The CAT34WC02 then responds with its ac-
knowledge and sends the 8-bit byte requested. The
master device does not send an acknowledge but will
generate a STOP condition.
Sequential Read
The Sequential READ operation can be initiated by
either the Immediate Address READ or Selective READ
operations. After the CAT34WC02 sends the initial 8-bit
data requested, the Master will respond with an ac-
knowledge which tells the device it requires more data.
The CAT34WC02 will continue to output a byte for each
acknowledge sent by the Master. The operation will
terminate operation when the Master fails to respond
with an acknowledge, thus sending the STOP condition.
The data being transmitted from the CAT34WC02 is
outputted sequentially with data from address N fol-
lowed by data from address N + 1. The READ operation
address counter increments all of the CAT34WC02
address bits so that the entire memory array can be read
during one operation. If more than the 256 bytes are read
out, the counter will “wrap around” and continue to clock
out data bytes.
5020 FHD F10
Figure 8. Immediate Address Read Timing
SLAVE
ADDRESS
S
A
C
K
DATA
N
O
A
C
K
S
T
O
P
BUS ACTIVITY:
MASTER
SDA LINE
S
T
A
R
T
SCL
SDA
8TH BIT
STOP
NO ACK
DATA OUT
89
K
相关PDF资料 |
PDF描述 |
|---|---|
| CAT505J | SPECIALTY ANALOG CIRCUIT, PDSO20 |
| CAT511J-TE13 | SPECIALTY ANALOG CIRCUIT, PDSO14 |
| CAT511JI-TE13 | SPECIALTY ANALOG CIRCUIT, PDSO14 |
| CAT660CSA-TE13 | SWITCHED CAPACITOR CONVERTER, PDSO8 |
| CAT803TTBI-T10 | 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO3 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CAT34WC02J | 功能描述:电可擦除可编程只读存储器 USE 698-CAT34WC02JI RoHS:否 制造商:Atmel 存储容量:2 Kbit 组织:256 B x 8 数据保留:100 yr 最大时钟频率:1000 KHz 最大工作电流:6 uA 工作电源电压:1.7 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8 |
| CAT34WC02J-1.8 | 功能描述:电可擦除可编程只读存储器 (256x8) 2K 1.8-6.0 RoHS:否 制造商:Atmel 存储容量:2 Kbit 组织:256 B x 8 数据保留:100 yr 最大时钟频率:1000 KHz 最大工作电流:6 uA 工作电源电压:1.7 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8 |
| CAT34WC02J-1.8TE13 | 制造商:CATALYST 制造商全称:Catalyst Semiconductor 功能描述:2K-Bit I2C Serial EEPROM, Serial Presence Detect |
| CAT34WC02J-2.5 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:I2C Serial EEPROM |
| CAT34WC02J-2.7 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:I2C Serial EEPROM |
发布紧急采购，3分钟左右您将得到回复。