- 您现在的位置：买卖IC网 > PDF目录67391 > CBTL06121AHF (NXP Semiconductors N.V.) Gen1 hex display multiplexer PDF资料下载
参数资料
| 型号： | CBTL06121AHF |
| 厂商： | NXP Semiconductors N.V. |
| 元件分类： | 编、解码器及复用、解复用 |
| 英文描述： | Gen1 hex display multiplexer |
| 封装： | CBTL06121AHF<SOT1033-1 (HWQFN56R)|<<http://www.nxp.com/packages/SOT1033-1.html<1<Always Pb-free,;CBTL06121BHF<SOT1033-1 (HWQFN56R)|<<http://www.nxp.com/packages/SOT1033-1 |
| 文件页数： | 13/20页 |
| 文件大小： | 162K |
| 代理商： | CBTL06121AHF |
Rev.1.04
Aug 23, 2007
Page 18 of 146
REJ03B0188-0104
4559 Group
FUNCTION BLOCK OPERATIONS
CPU
(1) Arithmetic logic unit (ALU)
The arithmetic logic unit ALU performs 4-bit arithmetic such as
4-bit data addition, comparison, AND operation, OR operation,
and bit manipulation.
(2) Register A and carry flag
Register A is a 4-bit register used for arithmetic, transfer,
exchange, and I/O operation.
Carry flag CY is a 1-bit flag that is set to “1” when there is a
carry with the AMC instruction (Figure 12).
It is unchanged with both A n instruction and AM instruction.
The value of A0 is stored in carry flag CY with the RAR
instruction (Figure 13).
Carry flag CY can be set to “1” with the SC instruction and
cleared to “0” with the RC instruction.
(3) Registers B and E
Register B is a 4-bit register used for temporary storage of 4-bit
data, and for 8-bit data transfer together with register A.
Register E is an 8-bit register. It can be used for 8-bit data
transfer with register B used as the high-order 4 bits and register
A as the low-order 4 bits (Figure 14).
Register E is undefined after system is released from reset and
returned from the power down mode. Accordingly, set the initial
value.
(4) Register D
Register D is a 3-bit register.
It is used to store a 7-bit ROM address together with register A
and is used as a pointer within the specified page when the TABP
p, BLA p, or BMLA p instruction is executed (Figure 15).
Also, when the TABP p instruction is executed at UPTF flag =
“1”, the high-order 2 bits of ROM reference data is stored to the
low-order 2 bits of register D, the high-order 1 bit of register D is
“0”.
When the TABP p instruction is executed at UPTF flag = “0”, the
contents of register D remains unchanged. The UPTF flag is set
to “1” with the SUPT instruction and cleared to “0” with the
RUPT instruction.
The initial value of UPTF flag is “0”.
Register D is undefined after system is released from reset and
returned from the power down mode. Accordingly, set the initial
value.
Fig 12. AMC instruction execution example
Fig 13. RAR instruction execution example
Fig 14. Registers A, B and register E
Fig 15. TABP p instruction execution example
(CY)
<Result>
(M(DP))
(A)
Addition
ALU
<Carry>
<Clear>
RC instruction
<Set>
SC instruction
CY
A3 A2 A1 A0
<Rotation>
RAR instruction
A0
CY A3 A2 A1
TABE instruction
TEAB instruction
A3 A2 A1 A0
Register A
TAB instruction
E3 E2 E1 E0
E7 E6 E5 E4
B3 B2 B1 B0
Register B
Register E
A3 A2 A1 A0
Register A
TBA instruction
B3 B2 B1 B0
Register B
A3 A2 A1 A0
DR2 DR1 DR0
PCL
Register A (4)
Low-order 2 bits
Register D (3)
Register B (4)
Middle-order 2 bits
ROM
Field value p
The contents
of register D
Specifying address
TABP p
instruction
p3
p2
p1
p0
p6
p5
p4
PCH
84
0
The contents
of register A
High-order 2 bits
Flag UPTF = 1;
High-order 2 bits of reference data is transferred to the low-order 2
bits of register D.
“0” is stored to the high-order 1 bit of register D.
Flag UPTF = 0;
Data is not transferred to register D.
相关PDF资料 |
PDF描述 |
|---|---|
| CBTL06121BHF | Gen1 hex display multiplexer |
| CBTL06122AHF | High-performance DisplayPort-PCIe Gen2 hex display multiplexer |
| CBTL06122BHF | High-performance DisplayPort-PCIe Gen2 hex display multiplexer |
| CBTL06DP211EE | DisplayPort Gen1 2 : 1 multiplexer |
| CBTL06DP212EE | High-performance DisplayPort Gen2 2 : 1 multiplexer |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CBTL06121AHF,518 | 功能描述:编码器、解码器、复用器和解复用器 GEN1 HEX DISPLAY RoHS:否 制造商:Micrel 产品:Multiplexers 逻辑系列:CMOS 位数: 线路数量（输入/输出）:2 / 12 传播延迟时间:350 ps, 400 ps 电源电压-最大:2.625 V, 3.6 V 电源电压-最小:2.375 V, 3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-44 封装:Tray |
| CBTL06121AHF-T | 功能描述:编码器、解码器、复用器和解复用器 GEN1 HEX DISPLAY MULTIPLEXER RoHS:否 制造商:Micrel 产品:Multiplexers 逻辑系列:CMOS 位数: 线路数量（输入/输出）:2 / 12 传播延迟时间:350 ps, 400 ps 电源电压-最大:2.625 V, 3.6 V 电源电压-最小:2.375 V, 3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-44 封装:Tray |
| CBTL06121BHF | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:Gen1 hex display multiplexer |
| CBTL06121BHF,518 | 功能描述:编码器、解码器、复用器和解复用器 GEN1 HEX DISPLAY RoHS:否 制造商:Micrel 产品:Multiplexers 逻辑系列:CMOS 位数: 线路数量（输入/输出）:2 / 12 传播延迟时间:350 ps, 400 ps 电源电压-最大:2.625 V, 3.6 V 电源电压-最小:2.375 V, 3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-44 封装:Tray |
| CBTL06121BHF-T | 功能描述:编码器、解码器、复用器和解复用器 GEN1 HEX DISPLAY MULTIPLEXER RoHS:否 制造商:Micrel 产品:Multiplexers 逻辑系列:CMOS 位数: 线路数量（输入/输出）:2 / 12 传播延迟时间:350 ps, 400 ps 电源电压-最大:2.625 V, 3.6 V 电源电压-最小:2.375 V, 3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-44 封装:Tray |
发布紧急采购，3分钟左右您将得到回复。