- 您现在的位置：买卖IC网 > PDF目录16461 > CDB4955A (Cirrus Logic Inc)EVALUATION BOARD FOR CS4955A PDF资料下载
参数资料
| 型号： | CDB4955A |
| 厂商： | Cirrus Logic Inc |
| 文件页数： | 11/60页 |
| 文件大小： | 0K |
| 描述： | EVALUATION BOARD FOR CS4955A |
| 标准包装： | 1 |
| 主要目的： | 视频，视频处理 |
| 嵌入式： | 是，其它 |
| 已用 IC / 零件： | CS4955 |
| 主要属性： | NTSC/PAL 数字视频编码器 |
| 次要属性： | 图形用户界面，RS-232 接口 |
| 已供物品： | 板 |
| 相关产品： | CS4954-CQZR-ND - IC VID ENCODER NTSC/PAL 48-TQFP 598-1682-ND - IC VIDEO ENCODER NTSC/PAL 48TQFP |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页当前第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页
CS4954 CS4955
DS278F6
19
Field two begins with VSYNC transitioning low at
line 266. VSYNC stays low for 3 line cycles and
transitions high during the end of line 268. Video
input on the V [7:0] pins is expected between line
284 and line 522. Field two is 263 lines; field one
is 262 lines.
5.2.9 PAL Progressive Scan
VSYNC will transition low at the beginning of the
odd field and will remain low for 2.5 lines or 2160
pixel cycles (864 × 2.5). PAL non-interlaced tim-
ing is illustrated in Figure 10. In this mode, the
CS4954/5 expects digital video input on the V [7:0]
pins for 288 lines, beginning on active video line 23
and continuing through line 309.
The second field begins with VSYNC transitioning
low after 312 lines from the beginning of the first
field. VSYNC stays low for 2.5 line-times and tran-
sitions high during the middle of line 315. Video
input on the V [7:0] pins is expected between line
335 through line 622. Field two is 313 lines; field
one is 312 lines.
5.3
ITU-R.BT656
The CS4954/5 supports an ITU-R.BT656 slave
mode feature that is selectable through the ITU-
R.BT656 bit of the CONTROL_0 Register. The
ITU-R.BT656 slave feature is unique because the
horizontal and vertical timing and digital video are
combined into a single 8-bit 27 MHz input. With
ITU-R.BT656 there are no horizontal and vertical
input or output strobes, only 8-bit 27 MHz active
CbYCrY data, with start- and end-of-video codes
implemented using reserved 00 and FF code se-
quences within the video feed. As with all modes,
V [7:0] are sampled with the rising edge of CLK.
The CS4954/5 expects the digital ITU-R.BT656
stream to be error-free. The FIELD(1) output tog-
gles as with non ITU-R.BT656 input. ITU-
R.BT656 input timing is illustrated in Figure 11.
523
524
525
1
2
3
4
5
6
7
8
9
VSYNC Drops
10
22
Analog
Field 1
261
262
263
Analog
Field 2
285
284
272
271
270
269
268
267
266
265
264
523
524
525
12
3
4
5
6
7
8
9
VSYNC Drops
10
22
Analog
Field 3
261
262
263
Analog
Field 4
285
284
272
271
270
269
268
267
266
265
264
Burst begins with positive half-cycle
Burst begins with negative half-cycle
Figure 7. NTSC Video Interlaced Timing
相关PDF资料 |
PDF描述 |
|---|---|
| VE-241-EX | CONVERTER MOD DC/DC 12V 75W |
| EB43-S0C2040X | CONN EDGEBOARD DUAL 40POS 3A |
| M3TTK-1436R | IDC CABLE - MSD14K/MC14M/MSD14K |
| GSM10DRTI-S13 | CONN EDGECARD 20POS .156 EXTEND |
| M3DYK-1006J | IDC CABLE - MKR10K/MC10G/MPD10K |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CDB-496122-EV2 | 制造商:Cirrus Logic 功能描述: |
| CDB496122-EV2 | 功能描述:音频 IC 开发工具 Eval Bd CobraNet Trnspt/AdNtwrk Prcsr RoHS:否 制造商:Texas Instruments 产品:Evaluation Kits 类型:Audio Amplifiers 工具用于评估:TAS5614L 工作电源电压:12 V to 38 V |
| CDB49X | 制造商:Cirrus Logic 功能描述:EVAL BD - BASE BOARD FOR AUDIO DSP - Boxed Product (Development Kits) |
| CDB-5 | 功能描述:电线导管 5’ Brown RoHS:否 制造商:Panduit 类型:Slotted SideWall Open finger design wiring cut 材料:Polypropylene 颜色:Light Gray 大小: 最大光束直径: 抗拉强度: 外部导管宽度:25 mm 外部导管高度:25 mm |
| CDB5012 | 制造商:CIRRUS 制造商全称:Cirrus Logic 功能描述:Evaluation Board |
发布紧急采购，3分钟左右您将得到回复。