- 您现在的位置：买卖IC网 > PDF目录17021 > CDB5532U (Cirrus Logic Inc)BOARD EVAL FOR CS5532U ADC PDF资料下载
参数资料
| 型号： | CDB5532U |
| 厂商： | Cirrus Logic Inc |
| 文件页数： | 15/17页 |
| 文件大小： | 0K |
| 描述： | BOARD EVAL FOR CS5532U ADC |
| 标准包装： | 1 |
| ADC 的数量： | 2 |
| 位数： | 24 |
| 采样率（每秒）： | 3.84k |
| 数据接口： | 串行 |
| 输入范围： | ±2.5 V |
| 在以下条件下的电源（标准）： | 35mW @ 3.84kSPS |
| 工作温度： | -40°C ~ 85°C |
| 已用 IC / 零件： | CS5532 |
| 已供物品： | 板，缆线，CD |
| 相关产品： | CS5532-BSZR-ND - IC ADC 24BIT 2CH W/LNA 20-SSOP CS5532-ASZR-ND - IC ADC 24BIT 2CH W/LNA 20-SSOP 598-1113-5-ND - IC ADC 24BIT 2CH W/LNA 20SSOP 598-1112-5-ND - IC ADC 24BIT 2CH W/LNA 20SSOP |
| 其它名称： | 598-1159 |
IDT / ICS PCI EXPRESS JITTER ATTENUATOR
7
ICS9DB202CK-01 REV. B FEBRUARY 18, 2009
ICS9DB202-01
PCI EXPRESS JITTER ATTENUATOR
FIGURE 3C. HIPERCLOCKS CLK/nCLK INPUT
DRIVEN BY A 3.3V LVPECL DRIVER
FIGURE 3B. HIPERCLOCKS CLK/nCLK INPUT
DRIVEN BY A 3.3V LVPECL DRIVER
FIGURE 3D. HIPERCLOCKS CLK/nCLK INPUT
DRIVEN BY A 3.3V LVDS DRIVER
3.3V
R1
50
R3
50
Zo = 50 Ohm
LVPECL
Zo = 50 Ohm
HiPerClockS
CLK
nCLK
3.3V
Input
R2
50
Zo = 50 Ohm
Input
HiPerClockS
CLK
nCLK
3.3V
R3
125
R2
84
Zo = 50 Ohm
3.3V
R4
125
LVPECL
R1
84
3.3V
DIFFERENTIAL CLOCK INPUT INTERFACE
The CLK /nCLK accepts LVDS, LVPECL, LVHSTL, SSTL, HCSL
and other differential signals. Both signals must meet the V
PP
and V
CMR input
requirements. Figures
4A to 4F show interface
examples for the HiPerClockS CLK/nCLK input driven by the
most common driver types. The input interfaces suggested here
are examples only. Please consult with the vendor of the driver
FIGURE 3A. HIPERCLOCKS CLK/nCLK INPUT
DRIVEN BY AN IDT OPEN EMITTER
HIPERCLOCKS LVHSTL DRIVER
component to confirm the driver termination requirements. For
example in Figure 4A, the input termination applies for IDT
HiPerClockS open emitter LVHSTL drivers. If you are using an
LVHSTL driver from another vendor, use their termination
recommendation.
1.8V
R2
50
Input
LVHSTL Driver
ICS
HiPerClockS
R1
50
LVHSTL
3.3V
Zo = 50 Ohm
HiPerClockS
CLK
nCLK
FIGURE 3E. HIPERCLOCKS CLK/nCLK INPUT
DRIVEN BY A 3.3V HCSL DRIVER
Zo = 50 Ohm
R1
100
3.3V
LVDS_Driv er
Zo = 50 Ohm
Receiv er
CLK
nCLK
3.3V
HCSL
*R3
33
*R4
33
CLK
nCLK
2.5V
3.3V
Zo = 50
Ω
Zo = 50
Ω
HiPerClockS
Input
R1
50
R2
50
*Optional – R3 and R4 can be 0
Ω
FIGURE 3F.
HIPERCLOCKS CLK/nCLK INPUT
DRIVEN BY A 2.5V SSTL DRIVER
CLK
nCLK
HiPerClockS
SSTL
2.5V
Zo = 60
Ω
Zo = 60
Ω
2.5V
3.3V
R1
120
R2
120
R3
120
R4
120
相关PDF资料 |
PDF描述 |
|---|---|
| CDB5530U | BOARD EVAL FOR CS5530 |
| SIP4613ADVP-T1-E3 | IC LOAD SW HISIDE 1A SC75-6 |
| CDB5534U | EVAL BOARD FOR CS5534 |
| AD9648-125EBZ | EVAL BOARD AD9648-125 |
| CDB5463U-Z | EVAL BOARD USB FOR CS5463 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CDB5534U | 功能描述:数据转换 IC 开发工具 Eval Bd 24Bit ADC w/ Ultra Low-Noise USB RoHS:否 制造商:Texas Instruments 产品:Demonstration Kits 类型:ADC 工具用于评估:ADS130E08 接口类型:SPI 工作电源电压:- 6 V to + 6 V |
| CDB5534U-Z | 功能描述:EVAL BD 24-BIT ADCS W/ULTRALN PG 制造商:cirrus logic inc. 系列:- 零件状态:在售 A/D 转换器数:1 位数:24 采样率（每秒）:3.84k 数据接口:串行 输入范围:±2.5 V 不同条件下的功率（典型值）:35mW @ 3.84kSPS 使用的 IC/零件:CS5534 所含物品:板，电缆 标准包装:1 |
| CDB5540 | 制造商:Cirrus Logic 功能描述:EVAL BOARD FOR CS5540 - Bulk |
| CDB5541 | 制造商:Cirrus Logic 功能描述:EVAL BOARD FOR 5540 & 5541 N/A - Bulk 制造商:Cirrus Logic 功能描述:Tools Development kit For Use |
| CDB5550 | 制造商:CIRRUS 制造商全称:Cirrus Logic 功能描述:Evaluation Board and Software |
发布紧急采购，3分钟左右您将得到回复。