- 您现在的位置：买卖IC网 > PDF目录11726 > CLC014AJE/NOPB (National Semiconductor)IC CABLE EQUALIZER ADAPTV 14SOIC PDF资料下载
参数资料
| 型号： | CLC014AJE/NOPB |
| 厂商： | National Semiconductor |
| 文件页数： | 3/21页 |
| 文件大小： | 0K |
| 描述： | IC CABLE EQUALIZER ADAPTV 14SOIC |
| 标准包装： | 55 |
| 应用： | 医用型 |
| 电源电压： | 4.5 V ~ 5.5 V |
| 封装/外壳： | 14-SOIC（0.154"，3.90mm 宽） |
| 供应商设备封装： | 14-SOICN |
| 包装： | 管件 |
| 安装类型： | 表面贴装 |
| 配用： | SD901EVK-ND - BOARD EVAL CLC014, 016, 011, 006 SD014EVK-ND - BOARD EVALUATION CLC014 |
| 其它名称： | *CLC014AJE *CLC014AJE/NOPB CLC014AJE |
OBSOLETE
SNLS010E – JUNE 1998 – REVISED APRIL 2013
DEVICE TESTING
Performance or compliancy testing of the CLC014 with Cable Clones is not allowed. Use of these devices is
contrary to the product's specifications and test procedures. Testing for product specifications or performance
using cable clones is invalid since cable clones have a different frequency response than the actual cable.
Testing with full length cable samples is recommended.
Input Interfacing
The CLC014 accepts either differential or single-ended input voltage specified in Static Performance. The
following sections show several suggestions for interfaces for the inputs and outputs of the CLC014.
SINGLE-ENDED INPUT INTERFACE: 75
Coaxial Cable
The input is connected single-ended to either DI or DI as shown in Figure 19. Balancing unused inputs helps to
lessen the effects of noise. Use the equivalent termination of 37.5
to balance the input impedance seen by
each pin. It also helps to terminate grounds at a common point. Resistors Rx and R y are recommended for
optimum performance. The equalizer inputs are self-biasing. Signals should be AC coupled to the inputs as
shown in Figure 19.
Figure 19. Single-Ended 75
Cable Input Interface
DIFFERENTIAL INPUT INTERFACE: Twisted Pair
A recommended differential input interface is shown in Figure 20. Proper voltage levels must be furnished to the
input pins and the proper cable terminating impedance must be provided. For Category 5 UTP this is
approximately 100
. Figure 20 shows a generalized network which may be used to receive data over a twisted
pair. Resistors R1 and R2 provide the proper terminating impedance and signal level adjustment. The blocking
capacitors provide AC coupling of the attenuated signal levels. The plots in TYPICAL PERFORMANCE
CHARACTERISTICS demonstrate various equalized data rates using Category 5 UTP at 100 meter lengths. A
full schematic of a recommended driver and receiver circuit for 100
Category 5 UTP is provided in Typical
(1)
Figure 20. Twisted Pair Input Interface
Copyright 1998–2013, Texas Instruments Incorporated
11
Product Folder Links: CLC014
相关PDF资料 |
PDF描述 |
|---|---|
| VE-B5K-IW-F1 | CONVERTER MOD DC/DC 40V 100W |
| MS27484T16B35P | CONN PLUG 55POS STRAIGHT W/PINS |
| V375C28H150B | CONVERTER MOD DC/DC 28V 150W |
| VE-B5J-IX-F2 | CONVERTER MOD DC/DC 36V 75W |
| V375C36H150B2 | CONVERTER MOD DC/DC 36V 150W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CLC014AJE-TR13/NOPB | 功能描述:IC CABLE EQUALIZER ADAPT 14-SOIC RoHS:是 类别:集成电路 (IC) >> 接口 - 专用 系列:- 标准包装:3,000 系列:- 应用:PDA，便携式音频/视频，智能电话 接口:I²C，2 线串口 电源电压:1.65 V ~ 3.6 V 封装/外壳:24-WQFN 裸露焊盘 供应商设备封装:24-QFN 裸露焊盘（4x4） 包装:带卷 (TR) 安装类型:表面贴装 产品目录页面:1015 (CN2011-ZH PDF) 其它名称:296-25223-2 |
| CLC016 | 制造商:NSC 制造商全称:National Semiconductor 功能描述:Data Retiming PLL with Automatic Rate Selection |
| CLC016_02 | 制造商:NSC 制造商全称:National Semiconductor 功能描述:Data Retiming PLL with Automatic Rate Selection |
| CLC016ACQ | 制造商:Texas Instruments 功能描述:Data Retiming PLL w/Auto Rate,CLC016ACQ |
| CLC016ACQ/NOPB | 功能描述:IC DATA RETIMING PLL 28-PLCC RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:- 标准包装:39 系列:- 类型:* PLL:带旁路 输入:时钟 输出:时钟 电路数:1 比率 - 输入:输出:1:10 差分 - 输入:输出:是/是 频率 - 最大:170MHz 除法器/乘法器:无/无 电源电压:2.375 V ~ 3.465 V 工作温度:0°C ~ 70°C 安装类型:* 封装/外壳:* 供应商设备封装:* 包装:* |
发布紧急采购，3分钟左右您将得到回复。