参数资料
型号: CLC014AJE/NOPB
厂商: National Semiconductor
文件页数: 5/21页
文件大小: 0K
描述: IC CABLE EQUALIZER ADAPTV 14SOIC
标准包装: 55
应用: 医用型
电源电压: 4.5 V ~ 5.5 V
封装/外壳: 14-SOIC(0.154",3.90mm 宽)
供应商设备封装: 14-SOICN
包装: 管件
安装类型: 表面贴装
配用: SD901EVK-ND - BOARD EVAL CLC014, 016, 011, 006
SD014EVK-ND - BOARD EVALUATION CLC014
其它名称: *CLC014AJE
*CLC014AJE/NOPB
CLC014AJE
OBSOLETE
SNLS010E – JUNE 1998 – REVISED APRIL 2013
TERMINATING PHYSICALLY SEPARATED OUTPUTS
When the two outputs must be routed to physically separate locations, the circuit in Figure 22 may be applied.
Alternatively, if load termination is desired, the circuit in Figure 23 may be used. The resistive divider network
provides 75
termination and establishes proper ECL levels. This circuit consumes slightly more power than the
previous circuits.
Figure 23. Alternative Load Terminated
Output Interface
Design Guidelines
SELECTING THE AUTOMATIC EQUALIZER CAPACITOR
The AEC capacitor sets the loop time constant
τ for the equalizer's adaptive loop response time. The following
formula is used to set the loop time constant:
τ = R CAEC 10
6
(2)
R is a conversion factor that is set by internal equalizer parameters and cable length. For Belden 8281 coaxial
cable, the R values are (
τ = μs, CAEC in pF):
Cable Length
R Value (Ohms)
100 meters
15000
200 meters
20000
300 meters
32000
For example, a CAEC value of 100 pF results in an adaptive loop time constant of 2 μs at 200 meters of cable.
CONNECTION AND OPERATION OF CD AND MUTE
Carrier Detect (CD) is a CMOS output that indicates the presence of equalized data from the filter. This CD
output can be connected to MUTE to suspend changes in the data outputs DO and DO, if no valid signal exists.
This simple configuration prevents random output transitions due to noise. For sparse transition patterns it is
recommended that a capacitor be connected to CD as shown in Figure 17.
Add a capacitor to pin 5 to slow the response time of Carrier Detect when Carrier Detect is connected to MUTE.
The capacitor reduces sensitivity to pathological patterns. Pathological patterns are defined as sparse data
sequences with few transitions.
OUTPUT EYE MONITOR OEM CONNECTIONS
The OEM is a high-speed, buffered output for monitoring the equalized eye pattern prior to the output
comparator. Its output is designed to drive an AC-coupled 50
coaxial cable with a series 50 backmatch
resistor. The cable should be terminated with 50
at the oscilloscope. Figure 17 shows a schematic with a
typical connection.
Copyright 1998–2013, Texas Instruments Incorporated
13
Product Folder Links: CLC014
相关PDF资料
PDF描述
VE-B5K-IW-F1 CONVERTER MOD DC/DC 40V 100W
MS27484T16B35P CONN PLUG 55POS STRAIGHT W/PINS
V375C28H150B CONVERTER MOD DC/DC 28V 150W
VE-B5J-IX-F2 CONVERTER MOD DC/DC 36V 75W
V375C36H150B2 CONVERTER MOD DC/DC 36V 150W
相关代理商/技术参数
参数描述
CLC014AJE-TR13/NOPB 功能描述:IC CABLE EQUALIZER ADAPT 14-SOIC RoHS:是 类别:集成电路 (IC) >> 接口 - 专用 系列:- 标准包装:3,000 系列:- 应用:PDA,便携式音频/视频,智能电话 接口:I²C,2 线串口 电源电压:1.65 V ~ 3.6 V 封装/外壳:24-WQFN 裸露焊盘 供应商设备封装:24-QFN 裸露焊盘(4x4) 包装:带卷 (TR) 安装类型:表面贴装 产品目录页面:1015 (CN2011-ZH PDF) 其它名称:296-25223-2
CLC016 制造商:NSC 制造商全称:National Semiconductor 功能描述:Data Retiming PLL with Automatic Rate Selection
CLC016_02 制造商:NSC 制造商全称:National Semiconductor 功能描述:Data Retiming PLL with Automatic Rate Selection
CLC016ACQ 制造商:Texas Instruments 功能描述:Data Retiming PLL w/Auto Rate,CLC016ACQ
CLC016ACQ/NOPB 功能描述:IC DATA RETIMING PLL 28-PLCC RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器,PLL,频率合成器 系列:- 标准包装:39 系列:- 类型:* PLL:带旁路 输入:时钟 输出:时钟 电路数:1 比率 - 输入:输出:1:10 差分 - 输入:输出:是/是 频率 - 最大:170MHz 除法器/乘法器:无/无 电源电压:2.375 V ~ 3.465 V 工作温度:0°C ~ 70°C 安装类型:* 封装/外壳:* 供应商设备封装:* 包装:*