- 您现在的位置：买卖IC网 > PDF目录1908 > CLC014AJE-TR13/NOPB (National Semiconductor)IC CABLE EQUALIZER ADAPT 14-SOIC PDF资料下载
参数资料
| 型号： | CLC014AJE-TR13/NOPB |
| 厂商： | National Semiconductor |
| 文件页数： | 16/21页 |
| 文件大小： | 0K |
| 描述： | IC CABLE EQUALIZER ADAPT 14-SOIC |
| 标准包装： | 2,500 |
| 应用： | 医用型 |
| 电源电压： | 4.5 V ~ 5.5 V |
| 封装/外壳： | 14-SOIC（0.154"，3.90mm 宽） |
| 供应商设备封装： | 14-SOICN |
| 包装： | 带卷 (TR) |
| 安装类型： | 表面贴装 |
| 配用： | SD901EVK-ND - BOARD EVAL CLC014, 016, 011, 006 SD014EVK-ND - BOARD EVALUATION CLC014 |
| 其它名称： | *CLC014AJE-TR13 *CLC014AJE-TR13/NOPB CLC014AJE-TR13 |
OBSOLETE
SNLS010E – JUNE 1998 – REVISED APRIL 2013
ELECTRICAL CHARACTERISTICS
(VCC = +5V, VEE = 0V, signal source swing = 0.8 Vpp
(1), C
AEC = 100 pF)
Min/Max
Typ
Min/Max
Parameter
Conditions
40°C to
Units
+25°C
+85°C
DYNAMIC PERFORMANCE
Residual Jitter
100 meters Belden 8281
270 Mbps PRN (2)
150
250
400
pspp
200 meters Belden 8281
270 Mbps PRN (2)
180
250
400
pspp
300 meters Belden 8281
270 Mbps PRN (3)(2)
350
500
750
pspp
Equalization Time Constant
100 meters Belden 8281
CAEC = 100 pF
(4)
1.5
_
μs
200 meters Belden 8281
CAEC = 100 pF
(4)
2.0
_
μs
300 meters Belden 8281
CAEC = 100 pF
(4)
3.2
_
μs
output rise and fall time (20%–80%)
Rcollector = 75
750
_
ps
output duty cycle distortion
30
_
ps
minimum average transition density
1/50
_
trans/ns
maximum average data rate
150m Belden 8281 (5)
650
_
Mbps
VCC Jitter Sensitivity
27 MHz
0.85
_
ns/V
270 MHz
1.90
_
ns/V
VEE Jitter Sensitivity
27 MHz
0.55
_
ns/V
270 MHz
1.45
_
ns/V
STATIC PERFORMANCE
Supply Current (Includes Output Current)
VAEC = 0V
(3)
58
48/68
40/75
mA
VAEC = 0.4V
(3)
53
43/64
37/70
mA
Input and Output Parameters
DO/DO output current
10
8.7/11.3
8.0/12
mA
DO/DO output voltage swing
Rcollector = 75
(3)
750
650/850
600/900
mV
DI/DI common mode voltage
3.4
_
V
AEC differential voltage
Belden 8281
1.5
_
mV/meter
AEC+/AEC
common mode
3.6
_
V
output eye monitor (OEM) bias potential
3.2
_
V
carrier detect (CD) current output-HIGH
CD VOH = 4.5V
400
_
μA
carrier detect (CD) current output-LOW
CD VOL = 0.5V
600
_
μA
MUTE voltage input-HIGH
(3)
1.8
2.0
V
MUTE voltage input-LOW
(3)
1.2
0.8
V
MUTE current input-HIGH
VIH = 5V
(3)
5.0
±100
±500
nA
MUTE current input-LOW
VIL = 0V
(3)
0.2
±100
±500
nA
(1)
These specifications assume an 800 mVpp signal at the cable input. Levels above and below 800 mV are allowable, but performance
may vary. The cable will attenuate the signal prior to entering the equalizer.
(2)
Peak-to-peak jitter is defined as 6 times the rms jitter.
(3)
J-level: spec. is 100% tested at +25°C.
(4)
For more information, see OPERATION and Design Guidelines.
(5)
50% eye opening.
4
Copyright 1998–2013, Texas Instruments Incorporated
Product Folder Links: CLC014
相关PDF资料 |
PDF描述 |
|---|---|
| CM2006-02QR | IC VGA PORT COMPANION MON 16QSOP |
| CM2020-00TR | IC HDMI TX PORT P/I 38-TSSOP |
| CM2020-01TR | IC HDMI XMITTER PORT P/I 38TSSOP |
| CM2021-02TR | IC HDMI TX PORT P/I3 8TSSOP |
| CM2030-A0TR | IC HDMI TX PORT P/I 38-TSSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CLC016 | 制造商:NSC 制造商全称:National Semiconductor 功能描述:Data Retiming PLL with Automatic Rate Selection |
| CLC016_02 | 制造商:NSC 制造商全称:National Semiconductor 功能描述:Data Retiming PLL with Automatic Rate Selection |
| CLC016ACQ | 制造商:Texas Instruments 功能描述:Data Retiming PLL w/Auto Rate,CLC016ACQ |
| CLC016ACQ/NOPB | 功能描述:IC DATA RETIMING PLL 28-PLCC RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:- 标准包装:39 系列:- 类型:* PLL:带旁路 输入:时钟 输出:时钟 电路数:1 比率 - 输入:输出:1:10 差分 - 输入:输出:是/是 频率 - 最大:170MHz 除法器/乘法器:无/无 电源电压:2.375 V ~ 3.465 V 工作温度:0°C ~ 70°C 安装类型:* 封装/外壳:* 供应商设备封装:* 包装:* |
| CLC016AJQ | 制造商:Texas Instruments 功能描述:Data Retiming PLL w/Auto Rate,CLC016AJQ |
发布紧急采购，3分钟左右您将得到回复。