- 您现在的位置：买卖IC网 > PDF目录1908 > CLC014AJE-TR13/NOPB (National Semiconductor)IC CABLE EQUALIZER ADAPT 14-SOIC PDF资料下载
参数资料
| 型号： | CLC014AJE-TR13/NOPB |
| 厂商： | National Semiconductor |
| 文件页数： | 6/21页 |
| 文件大小： | 0K |
| 描述： | IC CABLE EQUALIZER ADAPT 14-SOIC |
| 标准包装： | 2,500 |
| 应用： | 医用型 |
| 电源电压： | 4.5 V ~ 5.5 V |
| 封装/外壳： | 14-SOIC（0.154"，3.90mm 宽） |
| 供应商设备封装： | 14-SOICN |
| 包装： | 带卷 (TR) |
| 安装类型： | 表面贴装 |
| 配用： | SD901EVK-ND - BOARD EVAL CLC014, 016, 011, 006 SD014EVK-ND - BOARD EVALUATION CLC014 |
| 其它名称： | *CLC014AJE-TR13 *CLC014AJE-TR13/NOPB CLC014AJE-TR13 |
OBSOLETE
SNLS010E – JUNE 1998 – REVISED APRIL 2013
MINIMUM DATA TRANSITIONS
The CLC014 specifies a minimum transition rate. For the CLC014 this sets the minimum data rate for
transmitting data through any cable medium. The CLC014 minimum average transition density is found in the
POWER SUPPLY OPERATION AND THERMAL CONSIDERATIONS
The CLC014 operates from either +5V or
5.2V single supplies. Refer to Figure 17 when operating the part from
+5V. When operating with a
5.2V supply, the VEE pins should be bypassed to ground. The evaluation board and
associated literature provide for operation from either supply.
Maximum power dissipation occurs at minimum cable length. Under that condition, ICC = 58 mA.
Total power dissipated:
PT = (58 mA)(5V) = 290 mW
(3)
Power in the load:
PL = (0.7V)(11 mA) + (37.5)(11 mA)
2 = 12 mW
(4)
Maximum power dissipated on the die:
PDMAX = PT–PL = 278 mW
(5)
Junction Temperature =
(
θJA)(278 mW) + TA = T A + 26°C
(6)
Layout and Measurement
The printed circuit board layout for the CLC014 requires proper high-speed layout to achieve the performance
specifications found in the datasheet. The following list contains a few rules to follow:
1. Use a ground plane.
2. Decouple power pins with 0.1
μF capacitors placed ≤ 0.1” (3mm) from the power pins.
3. Design transmission strip lines from the CLC014's input and output pins to the board connectors.
4. Route outputs away from inputs.
5. Keep ground plane
≥ 0.025” (0.06mm) away from the input and output pads.
Figure 24 shows a block level measurement diagram, while Figure 31 on depicts a detailed schematic. A
pseudo-random pattern generator with low output jitter was used to provide a NRZI pattern to create the eye
diagrams shown in TYPICAL PERFORMANCE CHARACTERISTICS.
Since most pattern generators have a 50
output impedance, a translation can be accomplished using a
CLC006 Cable Driver as an impedance transformer. A wide bandwidth oscilloscope is needed to observe the
high data rate eye pattern. When monitoring a single output that is terminated at both the equalizer output and
the oscilloscope, the effective output load is 37.5
. Consequently, the signal swing is half that observed for a
single-ended 75
termination.
14
Copyright 1998–2013, Texas Instruments Incorporated
Product Folder Links: CLC014
相关PDF资料 |
PDF描述 |
|---|---|
| CM2006-02QR | IC VGA PORT COMPANION MON 16QSOP |
| CM2020-00TR | IC HDMI TX PORT P/I 38-TSSOP |
| CM2020-01TR | IC HDMI XMITTER PORT P/I 38TSSOP |
| CM2021-02TR | IC HDMI TX PORT P/I3 8TSSOP |
| CM2030-A0TR | IC HDMI TX PORT P/I 38-TSSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CLC016 | 制造商:NSC 制造商全称:National Semiconductor 功能描述:Data Retiming PLL with Automatic Rate Selection |
| CLC016_02 | 制造商:NSC 制造商全称:National Semiconductor 功能描述:Data Retiming PLL with Automatic Rate Selection |
| CLC016ACQ | 制造商:Texas Instruments 功能描述:Data Retiming PLL w/Auto Rate,CLC016ACQ |
| CLC016ACQ/NOPB | 功能描述:IC DATA RETIMING PLL 28-PLCC RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:- 标准包装:39 系列:- 类型:* PLL:带旁路 输入:时钟 输出:时钟 电路数:1 比率 - 输入:输出:1:10 差分 - 输入:输出:是/是 频率 - 最大:170MHz 除法器/乘法器:无/无 电源电压:2.375 V ~ 3.465 V 工作温度:0°C ~ 70°C 安装类型:* 封装/外壳:* 供应商设备封装:* 包装:* |
| CLC016AJQ | 制造商:Texas Instruments 功能描述:Data Retiming PLL w/Auto Rate,CLC016AJQ |
发布紧急采购，3分钟左右您将得到回复。