- 您现在的位置：买卖IC网 > PDF目录379960 > COP8SGE744Q8 (National Semiconductor Corporation) LP2950/LP2951 Series of Adjustable Micropower Voltage Regulators; Package: MINI SOIC; No of Pins: 8 PDF资料下载
参数资料
| 型号： | COP8SGE744Q8 |
| 厂商： | National Semiconductor Corporation |
| 英文描述： | LP2950/LP2951 Series of Adjustable Micropower Voltage Regulators; Package: MINI SOIC; No of Pins: 8 |
| 中文描述： | 8位的CMOS基于ROM和OTP微控制器具有8K到32K的内存，2个比较器和USART |
| 文件页数： | 19/62页 |
| 文件大小： | 913K |
| 代理商： | COP8SGE744Q8 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页当前第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页
5.0 Functional Description
(Continued)
The device comes out of reset with both the WATCH-
DOG logic and the Clock Monitor detector armed, with the
WATCHDOG service window bits set and the Clock Monitor
bit set. The WATCHDOG and Clock Monitor circuits are
inhibited during reset. The WATCHDOG service window bits
being initialized high default to the maximum WATCHDOG
service window of 64k t
clock cycles. The Clock Monitor bit
being initialized high will cause a Clock Monitor error follow-
ing reset if the clock has not reached the minimum specified
frequency at the termination of reset. A Clock Monitor error
will cause an active low error output on pin G1. This error
output will continue until 16 t
–32 t
clock cycles following
the clock frequency reaching the minimum specified value,
at which time the G1 output will go high.
5.9.1 External Reset
The RESET input when pulled low initializes the device. The
RESET pin must be held low for a minimum of one instruc-
tion cycle to guarantee a valid reset. During Power-Up ini-
tialization, the user must ensure that the RESET pin is held
low until the device is within the specified V
CC
voltage. An
R/C circuit on the RESET pin with a delay 5 times (5x)
greater than the power supply rise time or 15 μs whichever is
greater, is recommended. Reset should also be wide enough
to ensure crystal start-up upon Power-Up.
RESET may also be used to cause an exit from the HALT
mode.
A recommended reset circuit for this device is shown in
Figure 9
5.9.2 On-Chip Power-On Reset
The on-chip reset circuit is selected by a bit in the ECON
register. When enabled, the device generates an internal
reset as V
rises to a voltage level above 2.0V. The on-chip
reset circuitry is able to detect both fast and slow rise times
on V
(V
rise time between 10 ns and 50 ms).To guar-
antee an on-chip power-on-reset, V
must start at a voltage
less than the start voltage specified in the DC characteris-
tics. Also, if V
be lowered to the start voltage before
powering back up to the operating range. If this is not pos-
sible, it is recommended that external reset be used.
Under no circumstances should the RESET pin be allowed
to float. If the on-chip Power-On Reset feature is being used,
RESET pin should be connected directly, or through a
pull-up resistor, to V
CC
. The output of the power-on reset
detector will
always
preset the Idle timer to 0FFF(4096 t
C
).
At this time, the internal reset will be generated.
If the Power-On Reset feature is enabled, the internal reset
will not be turned off until the Idle timer underflows. The
internal reset will perform the same functions as external
reset. The user is responsible for ensuring that V
is at the
minimum level for the operating frequency within the 4096
t
. After the underflow, the logic is designed such that no
additional internal resets occur as long as V
CC
remains
above 2.0V.
The contents of data registers and RAM are unknown fol-
lowing the on-chip reset.
10131714
RC
>
5x power supply rise time or 15 μs, whichever is greater.
FIGURE 9. Reset Circuit Using External Reset
10131715
FIGURE 10. Reset Timing (Power-On Reset Enabled)
with V
CC
Tied to RESET
10131716
FIGURE 11. Reset Circuit Using Power-On Reset
C
www.national.com
19
相关PDF资料 |
PDF描述 |
|---|---|
| COP8SGE744Q9 | LP2950/LP2951 Series of Adjustable Micropower Voltage Regulators; Package: MINI SOIC; No of Pins: 8 |
| COP8SGE744V3 | LP2950/LP2951 Series of Adjustable Micropower Voltage Regulators; Package: MINI SOIC; No of Pins: 8 |
| COP8SGE744V6 | LP2950/LP2951 Series of Adjustable Micropower Voltage Regulators; Package: MINI SOIC; No of Pins: 8 |
| COP8SGE744V7 | LP2950/LP2951 Series of Adjustable Micropower Voltage Regulators; Package: SOIC NARROW; No of Pins: 8 |
| COP8SGE744V8 | LP2950/LP2951 Series of Adjustable Micropower Voltage Regulators; Package: SOIC NARROW; No of Pins: 8 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| COP8SGE744V8 | 功能描述:8位微控制器 -MCU RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| COP8SGE744V8/NOPB | 功能描述:8位微控制器 -MCU RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| COP8SGE7HLQ8 | 功能描述:IC MCU OTP 8BIT 8K 2-COMP 44LLP RoHS:否 类别:集成电路 (IC) >> 嵌入式 - 微控制器， 系列:COP8™ 8SG 标准包装:250 系列:56F8xxx 核心处理器:56800E 芯体尺寸:16-位 速度:60MHz 连通性:CAN，SCI，SPI 外围设备:POR，PWM，温度传感器，WDT 输入/输出数:21 程序存储器容量:40KB（20K x 16） 程序存储器类型:闪存 EEPROM 大小:- RAM 容量:6K x 16 电压 - 电源 (Vcc/Vdd):2.25 V ~ 3.6 V 数据转换器:A/D 6x12b 振荡器型:内部 工作温度:-40°C ~ 125°C 封装/外壳:48-LQFP 包装:托盘 配用:MC56F8323EVME-ND - BOARD EVALUATION MC56F8323 |
| COP8SGE7VEJ7 | 制造商:Texas Instruments 功能描述: |
| COP8SGE7VEJ8 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Texas Instruments 功能描述: |
发布紧急采购，3分钟左右您将得到回复。