- 您现在的位置：买卖IC网 > PDF目录26505 > CP2104-F03-GM (SILICON LABORATORIES) PDF资料下载
参数资料
| 型号： | CP2104-F03-GM |
| 厂商： | SILICON LABORATORIES |
| 元件分类： | 总线控制器 |
| 中文描述： | UNIVERSAL SERIAL BUS CONTROLLER, QCC24 |
| 封装： | 4 X 4 MM, ROHS COMPLIANT, MO-220WGGD, QFN-24 |
| 文件页数： | 4/22页 |
| 文件大小： | 219K |
| 代理商： | CP2104-F03-GM |
CP2104
12
Rev. 1.0
6.1. Baud Rate Generation
The baud rate generator is very flexible, allowing the user to request any baud rate in the range from 300 bps to
2 Mbps. If the baud rate cannot be directly generated from the 48 MHz oscillator, the device will choose the closest
possible option. The actual baud rate is dictated by Equation 1 and Equation 2.
Equation 1. Clock Divider Calculation
Equation 2. Baud Rate Calculation
Most baud rates can be generated with an error of less than 1.0%. A general rule of thumb for the majority of UART
applications is to limit the baud rate error on both the transmitter and the receiver to no more than ±2%. The clock
divider value obtained in Equation 1 is rounded to the nearest integer, which may produce an error source. Another
error source will be the 48 MHz oscillator, which is accurate to ±0.25%. Knowing the actual and requested baud
rates, the total baud rate error can be found using Equation 3.
Equation 3. Baud Rate Error Calculation
7. GPIO Pins
The CP2104 supports four user-configurable GPIO pins for status and control information. Each of these GPIO
pins are usable as inputs, open-drain outputs, or push-pull outputs. Three of these GPIO pins also have alternate
functions which are listed in Table 11.
By default, all of the GPIO pins are configured as a GPIO input. The configuration of the pins is one-time
programmable for each device. The difference between an open-drain output and a push-pull output is when the
GPIO output is driven to logic high. A logic high, open-drain output pulls the pin to the VIO rail through an internal,
pull-up resistor. A logic high, push-pull output directly connects the pin to the VIO voltage. Open-drain outputs are
typically used when interfacing to logic at a higher voltage than the VIO pin. These pins can be safely pulled to the
higher, external voltage through an external pull-up resistor. The maximum external pull-up voltage is 5 V.
The speed of reading and writing the GPIO pins is subject to the timing of the USB bus. GPIO pins configured as
inputs or outputs are not recommended for real-time signalling.
More information regarding the configuration and usage of these pins can be found in “AN144: CP21xx
Customization Guide” and “AN223: Port Configuration and GPIO for CP210x” available on the Silicon Labs
website.
Table 11. GPIO Pin Alternate Functions
GPIO Pin
Alternate Function
GPIO.0
TX Toggle
GPIO.1
RX Toggle
GPIO.2
RS-485 Transceiver Control
Clock Divider
48 MHz
2
Prescale
Requested Baud Rate
----------------------------------------------------------------------------------------------------
=
Prescale
4 if Requested Baud Rate
365 bps
=
Prescale
1 if Requested Baud Rate
365 bps
=
Actual Baud Rate
48 MHz
2
Prescale
Clock Divider
-----------------------------------------------------------------------------
=
Prescale
4 if Requested Baud Rate
365 bps
=
Prescale
1 if Requested Baud Rate
365 bps
=
Baud Rate Error (%)
100
1
Actual Baud Rate
Requested Baud Rate
-----------------------------------------------------------
–
0.25%
=
相关PDF资料 |
PDF描述 |
|---|---|
| CP2105-F01-GM | |
| CP2110-F01-GM | |
| CPC1009NTR | |
| CPC1009N | |
| CPC1014NTR | |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CP2104-F03-GMR | 功能描述:输入/输出控制器接口集成电路 USB to UART bridge RoHS:否 制造商:Silicon Labs 产品: 输入/输出端数量: 工作电源电压: 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:QFN-64 封装:Tray |
| CP2104-MINIEK | 制造商:Silicon Laboratories Inc 功能描述:KIT EVAL FOR CP2104-MINI |
| CP2104SX0810GM | 制造商:Silicon Laboratories Inc 功能描述: |
| CP2104SX0810GMR | 制造商:Silicon Laboratories Inc 功能描述: |
| CP2105 | 制造商:SILABS 制造商全称:SILABS 功能描述:USB DRIVER CUSTOMIZATION |
发布紧急采购，3分钟左右您将得到回复。