参数资料
型号: CP82C88Z
厂商: Intersil
文件页数: 4/11页
文件大小: 0K
描述: IC CMOS BUS CONTROLLER 20DIP
标准包装: 360
应用: CMOS 总线控制器
电源电压: 4.5 V ~ 5.5 V
电流 - 电源: 1mA
工作温度: 0°C ~ 70°C
安装类型: 通孔
封装/外壳: 20-DIP(0.300",7.62mm)
供应商设备封装: 20-PDIP
包装: 管件
82C88
Control Outputs
The control outputs of the 82C88 are Data Enable (DEN),
Data Transmit/Receive (DT/R) and Master Cascade Enable/
Peripheral Data Enable (MCE/PDEN). The DEN signal
determines when the external bus should be enabled onto
the local bus and the DT/R determines the direction of data
transfer. These two signals usually go to the chip select and
direction pins of a transceiver.
The MCE/PDEN pin changes function with the two modes of
the 82C88. When the 82C88 is in the IOB mode (IOB HIGH),
the PDEN signal serves as a dedicated data enable signal
for the I/O or Peripheral System bus.
Interrupt Acknowledge and MCE
The MCE signal is used during an interrupt acknowledge
cycle if the 82C88 is in the System Bus mode (IOB LOW).
During any interrupt sequence, there are two interrupt
acknowledge cycles that occur back to back. During the first
interrupt cycle no data or address transfers take place. Logic
should be provided to mask off MCE during this cycle. Just
before the second cycle begins the MCE signal gates a
master Priority Interrupt Controller ’s (PIC) cascade address
onto the processor ’s local bus where ALE (Address Latch
Enable) strobes it into the address latches. On the leading
edge of the second interrupt cycle, the addressed slave PIC
gates an interrupt vector onto the system data bus where it is
read by the processor.
If the system contains only one PIC, the MCE signal is not
used. In this case, the second Interrupt Acknowledge signal
gates the interrupt vector onto the processor bus.
4
Address Latch Enable and Halt
Address Latch Enable (ALE) occurs during each machine
cycle and serves to strobe the current address into the
82C82/82C83H address latches. ALE also serves to strobe
the status (S0, S1, S2) into a latch for halt state decoding.
Command Enable
The Command Enable (CEN) input acts as a command
qualifier for the 82C88. If the CEN pin is high, the 82C88
functions normally. If the CEN pin is pulled LOW, all
command lines are held in their inactive state (not three-
state). This feature can be used to implement memory
partitioning and to eliminate address conflicts between
system bus devices and resident bus devices.
FN2979.2
August 25, 2005
相关PDF资料
PDF描述
H1CXS-1436M IDC CABLE - HKC14S/AE14M/X
M3AAA-1606R IDC CABLE - MSC16A/MC16M/MSC16A
V375C12E150BG CONVERTER MOD DC/DC 12V 150W
GMC17DRES CONN EDGECARD 34POS .100 EYELET
GSM11DRTS CONN EDGECARD 22POS DIP .156 SLD
相关代理商/技术参数
参数描述
CP82C89 功能描述:输入/输出控制器接口集成电路 PERIPH BUS ARBITER 5V 8MHZ 20PDIP COM RoHS:否 制造商:Silicon Labs 产品: 输入/输出端数量: 工作电源电压: 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:QFN-64 封装:Tray
CP82C89S2064 制造商:Rochester Electronics LLC 功能描述:- Bulk
CP82C89Z 功能描述:输入/输出控制器接口集成电路 W/ANNEAL PERIPH BUS ARBITER 5V 8MHZ RoHS:否 制造商:Silicon Labs 产品: 输入/输出端数量: 工作电源电压: 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:QFN-64 封装:Tray
CP8300BT 功能描述:IC MCU 制造商:cypress semiconductor corp 系列:* 零件状态:最後搶購 标准包装:1
CP8300BTT 功能描述:IC MCU 制造商:cypress semiconductor corp 系列:* 零件状态:最後搶購 标准包装:1