- 您现在的位置：买卖IC网 > PDF目录380066 > CS4222 (Cirrus Logic, Inc.) 20-Bit Stereo Audio Codec with Volume Control PDF资料下载
参数资料
| 型号： | CS4222 |
| 厂商： | Cirrus Logic, Inc. |
| 元件分类： | Codec |
| 英文描述： | 20-Bit Stereo Audio Codec with Volume Control |
| 中文描述： | 20带有音量位立体声音频编解码器控制 |
| 文件页数： | 12/26页 |
| 文件大小： | 580K |
| 代理商： | CS4222 |
change is adjustable to 4, 16, or 32 LRCK cycles
with the RMP1/0 bits in the DAC control byte
(#2).
"Soft" volume control may be disabled through
the SOFT bit in the DAC bit Control Byte (#2).
When "soft" volume control is defeated, level
changes step from the current level to the new
level in a single step. The volume change takes
effect on a zero crossing to minimize audible ar-
tifacts. If there is no zero crossing, then the
requested level change will occur after a time-
out period between 512 and 1024 sample periods
(10.7 ms to 21.3 ms at 48 kHz sample rate).
There is a separate zero crossing detector for
each channel. ACCR and ACCL bits in the Con-
verter Status Report Byte (#6) give feedback on
when a volume control change has taken effect
for the right and left channel. This bit goes high
when a new setting is loaded and returns low
when it has taken effect.
Soft Mute/Mute on Zero Input Data
Muting can be achieved via hardware or soft-
ware control. Soft mute can be achieved by
lowering the SMUTE pin at which point the out-
put level will ramp down in 0.5 dB steps to a
muted state. Upon returning the SMUTE pin
high, the output will ramp up to the volume con-
trol setting in the Output Attenuator Data Bytes
(#3 & #4). "Soft" mute may be disabled through
the SOFT bit in the DAC Control Byte (#2).
When "soft" mute is defeated, muting occurs on
zero crossings or after a time-out period, similar
to the volume control changes.
Under software control, each output can be inde-
pendently muted via mute control bits, MUTR
and MUTL, in the DAC Control Byte (#2). Soft
mute or zero crossing mute will be implemented
depending on the state of the SOFT bit in the
DAC Control Byte (#2).
Muting on consecutive zero input data is also
provided where all DAC outputs will mute if
they receive between 512 and 1024 consecutive
zeros (or -1 code). Detection and muting is done
independently for left and right channels. A sin-
gle non-zero value will immediately unmute the
DAC output. This feature is enabled on power-
up, and it may be disabled with the MUTC bit in
the DAC Control Byte (#2).
Master Clock Generation
The Master Clock, MCLK, is used to operate the
digital filters and the delta-sigma modulator.
MCLK must be either 256
x
, 384
x
, or 512
x
the
desired Input Sample Rate, Fs. Fs is the fre-
quency at which digital audio samples for each
channel are input to the DAC or output from the
ADC and is equal to the LRCK frequency. The
MCLK to LRCK frequency ratio is detected
automatically during the initialization sequence by
counting the number of MCLK transitions during
a single LRCK period. Internal dividers are then
set to generate the proper clocks for the digital
filters, delta-sigma modulators and switched-ca-
pacitor filter. Table 3 illustrates the standard
audio sample rates and the required MCLK fre-
quencies. If MCLK stops for 10
μ
s, the CS4222
will enter a power down state until the clock re-
turns. The control port registers will maintain
their current settings. It is required to have
SCLK and LRCK derived from the master
clock.
Fs (kHz)
MCLK (MHz)
384x
12.2880
16.9344
18.4320
256x
8.1920
11.2896
12.2880
512x
16.3840
22.5792
24.5760
32
44.1
48
Table 3. Common Clock Frequencies
CS4222
12
DS236PP3
相关PDF资料 |
PDF描述 |
|---|---|
| CS4224 | 24-Bit 105 dB Audio Codec with Volume Control |
| CS4223-BS | 24-Bit 105 dB Audio Codec with Volume Control |
| CS4223 | 24-Bit 105 dB Audio Codec with Volume Control |
| CS4223-KS | IC EEPROM SRL 1024X8BIT 8DIP |
| CS4224-BS | 24-Bit 105 dB Audio Codec with Volume Control |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CS4222_02 | 制造商:CIRRUS 制造商全称:Cirrus Logic 功能描述:20-Bit Stereo Audio Codec with Volume Control |
| CS4222-BS | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| CS4222-DS | 制造商:Rochester Electronics LLC 功能描述: 制造商:Cirrus Logic 功能描述: |
| CS4222-DSR | 功能描述:接口—CODEC 20-Bit Stereo Codec w/Vol. Cntrl. RoHS:否 制造商:Texas Instruments 类型: 分辨率: 转换速率:48 kSPs 接口类型:I2C ADC 数量:2 DAC 数量:4 工作电源电压:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:DSBGA-81 封装:Reel |
| CS4222-DSZ | 功能描述:接口—CODEC IC 20-Bit Stereo Codec w/Vol Cntrl RoHS:否 制造商:Texas Instruments 类型: 分辨率: 转换速率:48 kSPs 接口类型:I2C ADC 数量:2 DAC 数量:4 工作电源电压:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:DSBGA-81 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。