参数资料
| 型号： | CS43L22-CNZR |
| 厂商： | Cirrus Logic Inc |
| 文件页数： | 27/66页 |
| 文件大小： | 0K |
| 描述： | IC DAC W/HDPN & SPKR AMPS 40-QFN |
| 标准包装： | 4,000 |
| 位数： | 24 |
| 数据接口： | 串行 |
| 转换器数目： | 1 |
| 电压电源： | 模拟和数字 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 40-VFQFN 裸露焊盘 |
| 供应商设备封装： | 40-QFN（6x6） |
| 包装： | 带卷 (TR) |
| 输出数目和类型： | 2 电压，单极 |
| 采样率（每秒）： | 96k |
| 配用： | 598-1529-ND - BOARD EVAL FOR CS43L22 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页当前第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页
DS792F2
33
CS43L22
Confidential Draft
3/4/10
5. CONTROL PORT OPERATION
The control port is used to access the registers allowing the CS43L22 to be configured for the desired op-
erational modes and formats. The operation of the control port may be completely asynchronous with re-
spect to the audio sample rates. However, to avoid potential interference problems, the control port pins
should remain static if no operation is required.
The control port operates using an IC interface with the CS43L22 acting as a slave device.
5.1
IC Control
SDA is a bidirectional data line. Data is clocked into and out of the device by the clock, SCL. The AD0 pin
sets the LSB of the chip address; ‘0’ when connected to DGND, ‘1’ when connected to VL. This pin may be
driven by a host controller or directly connected to VL or DGND. The AD0 pin state is sensed and the LSB
of the chip address is set upon the release of the RESET signal (a low-to-high transition).
The signal timings for a read and write cycle are shown in Figure 16 and Figure 17. A Start condition is de-
fined as a falling transition of SDA while the clock is high. A Stop condition is defined as a rising transition
of SDA while the clock is high. All other transitions of SDA occur while the clock is low. The first byte sent
to the CS43L22 after a Start condition consists of a 7-bit chip address field and a R/W bit (high for a read,
low for a write).
The upper 6 bits of the address field are fixed at 100101. To communicate with the CS43L22, the chip ad-
dress field, which is the first byte sent to the CS43L22, should match 100101 followed by the setting of the
AD0 pin. The eighth bit of the address is the R/W bit. If the operation is a write, the next byte is the Memory
Address Pointer (MAP), which selects the register to be read or written. If the operation is a read, the con-
tents of the register pointed to by the MAP will be output. Setting the auto-increment bit in MAP allows suc-
cessive reads or writes of consecutive registers. Each byte is separated by an acknowledge bit. The ACK
bit is output from the CS43L22 after each input byte is read and is input to the CS43L22 from the microcon-
troller after each transmitted byte.
Since the read operation cannot set the MAP, an aborted write operation is used as a preamble. As shown
in Figure 17, the write operation is aborted after the acknowledge for the MAP byte by sending a stop con-
dition. The following pseudocode illustrates an aborted write operation followed by a read operation.
4
5
6
7
24 25
SCL
CHIP ADDRESS (WRITE)
MAP BYTE
DATA
DATA +1
START
ACK
STOP
ACK
1
0
1
0
1
AD0
0
SDA
INCR
6
5
4
3
2
1
0
7
6
1
0
7
6
1
0
7
6
1
0
1
2
3
8
9
12
16 17 18
19
10 11
13 14 15
27 28
26
DATA +n
Figure 16. Control Port Timing, IC Write
SCL
CHIP ADDRESS (WRITE)
MAP BYTE
DATA
DATA +1
START
ACK
STOP
ACK
1
0
1
0 1 AD0 0
SDA
1
0
1
0
1 AD0 1
CHIP ADDRESS (READ)
START
INCR
6
5
4
3
2
1
0
7
0
7
0
7
0
NO
16
8
9
12 13 14 15
4
5
6
7
0
1
20 21 22 23 24
26 27 28
2
3
10 11
17 18
19
25
ACK
DATA + n
STOP
Figure 17. Control Port Timing, IC Read
相关PDF资料 |
PDF描述 |
|---|---|
| CS4461-CZZR | IC ADC PSR FEEDBACK 24-TSSOP |
| CS5340-CZZ | IC ADC AUD 101DB 200KHZ 16-TSSOP |
| CS5340-DZZR | IC ADC AUD 101DB 200KHZ 16-TSSOP |
| CS5341-DZZ | IC ADC AUD 105DB 200KHZ 16-TSSOP |
| CS5342-CZZ | IC ADC AUD 105DB 200KHZ 16-TSSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CS43L23-CWZR | 功能描述:IC DAC W/HDPN & SPKR AMPS 40-QFN 制造商:cirrus logic inc. 系列:* 零件状态:Not For New Designs 标准包装:6,000 |
| CS43L36-CNZ | 功能描述:IC-LOWPOWERHIGHPERFORMANCE HEADP 制造商:cirrus logic inc. 系列:* 零件状态:在售 标准包装:490 |
| CS43L41 | 制造商:CIRRUS 制造商全称:Cirrus Logic 功能描述:Low Power 24-Bit, 96 kHz DAC with Volume Control |
| CS43L41-KZ | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| CS43L42 | 制造商:CIRRUS 制造商全称:Cirrus Logic 功能描述:Low Voltage,Stereo DAC With Headphone Amp |
发布紧急采购，3分钟左右您将得到回复。