- 您现在的位置：买卖IC网 > PDF目录10325 > CS5525-ASZR (Cirrus Logic Inc)IC ADC 16BIT W/4BIT LATCH 20SSOP PDF资料下载
参数资料
| 型号： | CS5525-ASZR |
| 厂商： | Cirrus Logic Inc |
| 文件页数： | 13/30页 |
| 文件大小： | 0K |
| 描述： | IC ADC 16BIT W/4BIT LATCH 20SSOP |
| 标准包装： | 1,000 |
| 位数： | 16 |
| 数据接口： | 串行 |
| 转换器数目： | 1 |
| 功率耗散（最大）： | 12.7mW |
| 电压电源： | 双 ± |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 20-SSOP（0.209"，5.30mm 宽） |
| 供应商设备封装： | 20-SSOP |
| 包装： | 带卷 (TR) |
| 输入数目和类型： | 1 个差分，单极；1 个差分，双极 |
| 配用： | 598-1013-ND - EVAL BOARD FOR CS5525 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页当前第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页
CS5525 CS5526
20
DS202F5
the input signal can be reduced to the point in
which the gain register reaches its upper limit of 2.0
(decimal) [FFFFFF Hex] (this is most likely to oc-
cur with an input signal approximately 1/2 the
nominal range). Alternatively, the input signal can
be increased to a point in which the modulator
reaches its one’s density upper limit of 80% (this is
most likely to occur with an input signal approxi-
mately 1.5 times the nominal range). Also, for full
scale inputs larger than the nominal full scale value
of the range selected, there is some voltage at
which the various internal circuits may saturate due
to limited amplifier headroom (this is most likely to
occur on the 100 mV range setting when NBV = -
1.8 V).
Analog Output Latch Pins
The A3-A0 pins of the converters mimic the D23-
D20 bits of the configuration register. A3-A0 can
be used to control multiplexers and other logic
functions outside the converter. The outputs can
sink or source at least 1 mA, but it is recommended
to limit drive currents to less than 20
A to reduce
self-heating of the chip. These outputs are powered
from VA+, hence, their output voltage for a logic 1
will be limited to the VA+ voltage.
Serial Port Interface
The CS5525/26 serial interface consist of four pins,
SCLK, SDO, SDI, and CS. The CS pin must be
held low (logic 0) before SCLK transitions can be
recognized by the port logic. The SDO output will
be held at high impedance any time CS is a logic 1.
If the CS pin is tied low, the port can function as a
three wire interface.
The SCLK input is designed with a Schmitt-trigger
input to allow an optoisolator with slower rise and
fall times to directly drive the pin.
The SDO output is capable of sinking or sourcing
up to 5 mA to directly drive an optoisolator LED.
SDO will have less than a 400 mV loss in the drive
voltage when sinking or sourcing 5 mA.
Serial Port Initialization
The serial port is initialized to the command mode
whenever a power-on reset is performed inside the
converter, when the port initialization sequence is
completed, or whenever a command byte, data
word sequence is completed. The port initialization
sequence involves clocking 15 (or more) bytes of
all 1's, followed by one byte with the following bit
contents (11111110). This sequence places the
chips in the command mode where it waits for a
valid command.
Performing Conversions (With PF bit = 0)
Setting the SC (Single Conversion) bit of the com-
mand word to a logic 1 with the CB bit = 1, all other
command bits = 0, the CS5525/CS5526 will per-
form one conversion. At the completion of the con-
version the DF (Done Flag) bit of the configuration
register will be set to a logic 1. The user can read
the configuration register to determine if the DF bit
is set. If DF has been set, a command can be issued
to read the conversion data register to obtain the
conversion data word. The DF bit of the configu-
ration register will be cleared to logic 0 when the
data register, the gain register, the offset register, or
the set-up registers are read. Reading only the con-
figuration register will not clear the DF flag bit.
If an SC command is issued to the converters while
they are performing a conversion, the filter will re-
start a convolution cycle to perform a new conver-
sion.
Performing Conversions (With PF bit = 1)
Setting the PF bit of the configuration register to a
logic 1 enables the SDO output pin to behave as a
flag signal whenever conversions are completed.
This eliminates the need for the user to read the DF
flag bit of the configuration register to determine if
the conversion data word is available.
If the SC (Single Conversion) command is issued
(SC = 1, CB= 1, all other command bits = 0) the
SDO pin will go low at the completion of a conver-
相关PDF资料 |
PDF描述 |
|---|---|
| MS27484E16B35SLC | CONN HSG PLUG 55POS STRGHT SCKT |
| AD7789BRM-REEL | IC ADC 24BIT SIGMA-DELTA 10-MSOP |
| AD9288BSTZRL-40 | IC ADC 8BIT DUAL 40MSPS 48LQFP |
| VE-24D-IU-S | CONVERTER MOD DC/DC 85V 200W |
| VI-B2X-MW-S | CONVERTER MOD DC/DC 5.2V 100W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CS5525-BP | 制造商:CIRRUS 制造商全称:Cirrus Logic 功能描述:16 BIT / 20 BIT MULTI RANGE ADC WITH 4 BIT LATCH |
| CS5525-BS | 制造商:CIRRUS 制造商全称:Cirrus Logic 功能描述:16 BIT / 20 BIT MULTI RANGE ADC WITH 4 BIT LATCH |
| CS5526 | 制造商:CIRRUS 制造商全称:Cirrus Logic 功能描述:16 BIT / 20 BIT MULTI RANGE ADC WITH 4 BIT LATCH |
| CS5526-000 | 制造商:TE Connectivity 功能描述:S200-1-01 - Bulk |
| CS5526-BP | 功能描述:模数转换器 - ADC 20-Bit Delta Sigma Multi-Range ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
发布紧急采购，3分钟左右您将得到回复。