- 您现在的位置：买卖IC网 > PDF目录10325 > CS5525-ASZR (Cirrus Logic Inc)IC ADC 16BIT W/4BIT LATCH 20SSOP PDF资料下载
参数资料
| 型号： | CS5525-ASZR |
| 厂商： | Cirrus Logic Inc |
| 文件页数： | 8/30页 |
| 文件大小： | 0K |
| 描述： | IC ADC 16BIT W/4BIT LATCH 20SSOP |
| 标准包装： | 1,000 |
| 位数： | 16 |
| 数据接口： | 串行 |
| 转换器数目： | 1 |
| 功率耗散（最大）： | 12.7mW |
| 电压电源： | 双 ± |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 20-SSOP（0.209"，5.30mm 宽） |
| 供应商设备封装： | 20-SSOP |
| 包装： | 带卷 (TR) |
| 输入数目和类型： | 1 个差分，单极；1 个差分，双极 |
| 配用： | 598-1013-ND - EVAL BOARD FOR CS5525 |
第1页第2页第3页第4页第5页第6页第7页当前第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页
CS5525 CS5526
16
DS202F5
Charge Pump Drive
The CPD (Charge Pump Drive) pin of the convert-
ers can be used with external components (shown
in Figure 1) to develop an appropriate negative bias
voltage for the NBV pin. When CPD is used to gen-
erate the NBV, the NBV voltage is regulated with
an internal regulator loop referenced to VA+.
Therefore, any change on VA+ results in a propor-
tional change on NBV. With VA+ = 5 V, NBV’s
regulation is set proportional to VA+ at approxi-
mately -2.1 V.
Figure 3 illustrates a means of supplying NBV volt-
age from a -5 V supply. For ground based signals
with the instrumentation amplifier engaged (when
in the 25mV, 55mV, or 100mV ranges), the voltage
on the NBV pin should at no time be less negative
than -1.8 V or more negative than -2.5 V. To pre-
vent excessive voltage stress to the chip the NBV
voltage should not be more negative than -3.0 V.
The components in Figure 1 are the preferred com-
ponents for the CPD filter. However, smaller ca-
pacitors can be used with acceptable results. The
10 F ensures very low ripple on NBV. Intrinsic
safety requirements prohibit the use of electrolytic
capacitors. In this case, two 0.47 F ceramic capac-
itors in parallel can be used.
The CPD pin itself is a tri-state output and enters
tri-state whenever the converters are placed into the
Sleep Mode, Standby Mode, or when the charge
pump is disabled (when the Pump Disable bit, bit
D8 in the configuration register, is set). Once in tri-
state, the digital current can increase if this CPD
output floats near 1/2 digital supply. To ensure the
CPD pin stays near ground and to minimize the
digital current, add a 5M
resistor between it and
DGND (see Figure 1). If the resistor is left out, the
digital supply current may increase from 2
A to 10
A.
Voltage Reference
The CS5525/26 are specified for operation with a
2.5 V reference voltage between the VREF+ and
VREF- pins of the devices. For a single-ended ref-
erence voltage, such as the LT1019-2.5, the refer-
ence’s output is connected to the VREF+ pin of the
CS5525/26. The ground reference for the LT1019-
2.5 is connected to the VREF- pin.
The differential voltage between the VREF+ and
VREF- can be any voltage from 1.0 V up to 3.0 V,
however, the VREF- pin can not go below analog
ground.
Calibration
The CS5525/26 offer five different calibration
functions including self calibration and system cal-
ibration. However, after the CS5525/26 are reset,
they can perform measurements without being cal-
ibrated. In this case, the converters will utilize the
initialized values of the on-chip registers (Gain =
1.0, Offset = 0.0) to calculate output words for the
±100 mV range. Any initial offset and gain errors
in the internal circuitry of the chips will remain.
The gain and offset registers, which are used for
both self and system calibration, are used to set the
zero and full-scale points of the converter’s transfer
function. One LSB in the offset register is 2-24 pro-
portion of the input span (bipolar span is 2 times the
unipolar span). The MSB in the offset register de-
termines if the offset to be trimmed is positive or
negative (0 positive, 1 negative). The converters
can typically trim ±50 percent of the input span.
The gain register spans from 0 to (2 - 2-23). The
decimal equivalent meaning of the gain register is
where the binary numbers have a value of either
zero or one (b0 corresponds to the MSB). Refer to
Table
4 for details.
Db
02
0
b
12
1
–
b
22
2
–
… b
N2
N
–
++
+
b
i2
i
–
i
0
=
N
∑
==
相关PDF资料 |
PDF描述 |
|---|---|
| MS27484E16B35SLC | CONN HSG PLUG 55POS STRGHT SCKT |
| AD7789BRM-REEL | IC ADC 24BIT SIGMA-DELTA 10-MSOP |
| AD9288BSTZRL-40 | IC ADC 8BIT DUAL 40MSPS 48LQFP |
| VE-24D-IU-S | CONVERTER MOD DC/DC 85V 200W |
| VI-B2X-MW-S | CONVERTER MOD DC/DC 5.2V 100W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CS5525-BP | 制造商:CIRRUS 制造商全称:Cirrus Logic 功能描述:16 BIT / 20 BIT MULTI RANGE ADC WITH 4 BIT LATCH |
| CS5525-BS | 制造商:CIRRUS 制造商全称:Cirrus Logic 功能描述:16 BIT / 20 BIT MULTI RANGE ADC WITH 4 BIT LATCH |
| CS5526 | 制造商:CIRRUS 制造商全称:Cirrus Logic 功能描述:16 BIT / 20 BIT MULTI RANGE ADC WITH 4 BIT LATCH |
| CS5526-000 | 制造商:TE Connectivity 功能描述:S200-1-01 - Bulk |
| CS5526-BP | 功能描述:模数转换器 - ADC 20-Bit Delta Sigma Multi-Range ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
发布紧急采购，3分钟左右您将得到回复。