参数资料
| 型号： | CS5526-BSZR |
| 厂商： | Cirrus Logic Inc |
| 文件页数： | 16/30页 |
| 文件大小： | 0K |
| 描述： | IC ADC 20BIT W/4BIT LATCH 20SSOP |
| 标准包装： | 1,000 |
| 位数： | 20 |
| 数据接口： | 串行 |
| 转换器数目： | 1 |
| 功率耗散（最大）： | 12.7mW |
| 电压电源： | 双 ± |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 20-SSOP（0.209"，5.30mm 宽） |
| 供应商设备封装： | 20-SSOP |
| 包装： | 带卷 (TR) |
| 输入数目和类型： | 1 个差分，单极；1 个差分，双极 |
| 配用： | 598-1014-ND - EVAL BOARD FOR CS5526 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页当前第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页
CS5525 CS5526
DS202F5
23
the conversion data bits can be completely erroneous.
The OD flag bit will be cleared to logic 0 when the
modulator becomes stable. Table 6 illustrates the out-
put coding for the CS5525/26.
Power Consumption
The CS5525/26 accommodate four power consump-
tion modes: normal, low power, standby, and sleep.
The normal mode, the default mode, is entered after a
power-on-reset and typically consumes 9.4 mW. The
low power mode is an alternate mode that reduces the
consumed power to 4.9 mW. It is entered by setting
bit D16 (the low power mode bit) in the configuration
register to logic 1. Since the converter’s noise perfor-
mance improves with increased power consumption,
slightly degraded noise or linearity performance
should be expected in the low power mode. The final
two modes are referred to as the power save modes.
They power down most of the analog portion of the
chips and stop filter convolutions. The power save
modes are entered whenever the PS/R bit and the CB
bit of the command word are set to logic 1. The par-
ticular power save mode entered depends on state of
bit D4 (the Power Save Select bit) in the configura-
tion register. If D4 is logic 0, the converters enters the
standby mode reducing the power consumption to
1.2mW. The standby mode leaves the oscillator and
the on-chip bias generator running. This allows the
converters to quickly return to the normal or low
power mode once the PS/R bit is set back to a logic 1.
If D4 in the configuration register and CB and PS/R
in the command word are set to logic 1, the sleep
mode is entered reducing the consumed power to less
than 500 W. Since the sleep mode disables the oscil-
lator, approximately a 500ms oscillator start-up delay
period is required before returning to the normal or
low power mode.
PCB Layout
The CS5525/26 should be placed entirely over an an-
alog ground plane with both the AGND and DGND
pins of the device connected to the analog plane.
Place the analog-digital plane split immediately adja-
cent to the digital portion of the chip.
The XIN pin represents a very high impedance when
used with a crystal, so care should be taken in routing
the trace from the crystal to the XIN pin to keep it as
short as possible. Stray capacitance between the CPD
pin and the XIN pin should be minimizedby keeping
the CPD pin trace away from XIN.
Note: VFS in the table equals the voltage between ground and full scale for any of the unipolar gain ranges, or the
voltage between
± full scale for any of the bipolar gain ranges. See text about error flags under overrange
conditions.
Unipolar Input
Voltage
Offset
Binary
Bipolar Input
Voltage
Two's
Complement
Unipolar Input
Voltage
Offset
Binary
Bipolar Input
Voltage
Two's
Complement
>(VFS-1.5 LSB)
FFFF
>(VFS-1.5 LSB)
7FFF
>(VFS-1.5 LSB) FFFFF
>(VFS-1.5 LSB)
7FFFF
VFS-1.5 LSB
FFFF
-----
FFFE
VFS-1.5 LSB
7FFF
-----
7FFE
VFS-1.5 LSB
FFFFF
-----
FFFFE
VFS-1.5 LSB
7FFFF
-----
7FFFE
VFS/2-0.5 LSB
8000
-----
7FFF
-0.5 LSB
0000
-----
FFFF
VFS/2-0.5 LSB
80000
-----
7FFFF
-0.5 LSB
00000
-----
FFFFF
+0.5 LSB
0001
-----
0000
-VFS+0.5 LSB
8001
-----
8000
+0.5 LSB
00001
-----
00000
-VFS+0.5 LSB
80001
-----
80000
<(+0.5 LSB)
0000
<(-VFS+0.5 LSB)
8000
<(+0.5 LSB)
00000
<(-VFS+0.5 LSB)
80000
Table 6. 5525/26 Output Coding
CS5525 16-Bit Output Coding
CS5526 20-Bit Output Coding
相关PDF资料 |
PDF描述 |
|---|---|
| CS5528-ASZR | IC ADC 24BIT 8CH 24-SSOP |
| CS5529-ASZR | IC ADC 16BIT W/6BIT LATCH 20SSOP |
| CS5530-ISZR | IC ADC 24BIT 1CH W/LNA 20-SSOP |
| CS5534-ASZR | IC ADC 24BIT 4CH W/LNA 24-SSOP |
| CS5534-BSZR | IC ADC 24BIT 4CH W/LNA 24SSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CS5527-000 | 功能描述:电线鉴定 HT-SCE-1K-1/8-2.0-9-CS7822 RoHS:否 制造商:TE Connectivity / Q-Cees 产品:Labels and Signs 类型: 材料:Vinyl 颜色:Blue 宽度:0.625 in 长度:1 in |
| CS5528 | 制造商:CIRRUS 制造商全称:Cirrus Logic 功能描述:16-bit or 24-bit, 2/4/8-channel ADCs with PGIA |
| CS5528-AP | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Cirrus Logic 功能描述: |
| CS5528-AS | 功能描述:模数转换器 - ADC 8-Ch 24-Bit Delta Sigma Mult-range ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| CS5528-ASZ | 功能描述:模数转换器 - ADC 8-Ch 24-Bit Delta Sigma Mult-range ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
发布紧急采购，3分钟左右您将得到回复。