- 您现在的位置：买卖IC网 > PDF目录10669 > CS5532-BSZ (Cirrus Logic Inc)IC ADC 24BIT 2CH W/LNA 20SSOP PDF资料下载
参数资料
| 型号： | CS5532-BSZ |
| 厂商： | Cirrus Logic Inc |
| 文件页数： | 25/43页 |
| 文件大小： | 0K |
| 描述： | IC ADC 24BIT 2CH W/LNA 20SSOP |
| 标准包装： | 66 |
| 位数： | 24 |
| 采样率（每秒）： | 3.84k |
| 数据接口： | 串行 |
| 转换器数目： | 1 |
| 功率耗散（最大）： | 45mW |
| 电压电源： | 模拟和数字，双 ± |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 20-SSOP（0.209"，5.30mm 宽） |
| 供应商设备封装： | 20-SSOP |
| 包装： | 管件 |
| 输入数目和类型： | 2 个差分，单极；2 个差分，双极 |
| 产品目录页面： | 755 (CN2011-ZH PDF) |
| 配用： | 598-1159-ND - BOARD EVAL FOR CS5532U ADC |
| 其它名称： | 598-1113-5 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页当前第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页
CS5531/32/33/34-AS
DS289F5
31
2.5.4. Performing Calibrations
To perform a calibration, the user must send a com-
mand byte with its MSB = 1, its pointer bits
(CSRP2-CSRP0) set to address the desired Setup to
calibrate, and the appropriate calibration bits (CC2-
CC0) set to choose the type of calibration to be per-
formed. Note that calibration assumes that the
CSRs have been previously initialized because the
information concerning the physical channel, its
filter rate, gain range, and polarity, comes from the
channel-setup register addressed by the pointer bits
in the command byte. Once the CSRs are initial-
ized, a calibration can be performed with one com-
mand byte.
The length of time it takes to do a calibration is
slightly less than the amount of time it takes to do
a single conversion (see Table 1 for single conver-
sion timing). Offset calibration takes 608 clock cy-
cles less than a single conversion when FRS = 0,
and 729 clock cycles less when FRS = 1. Gain cal-
ibration takes 128 clock cycles less than a single
conversion when FRS = 0, and 153 clock cycles
less when FRS = 1.
Once a calibration cycle is complete, SDO falls and
the results are automatically stored in either the
gain or offset register for the physical channel be-
ing calibrated when the OGS bit in the Configura-
tion Register is set to ‘0’. If the OGS bit is set to ‘1’,
the results will be stored in the register specified by
the OG1-OG0 bits of the selected Setup. See the
OGS bit description for more details (Section
2.3.7). SDO will remain low until the next com-
mand word is begun. If additional calibrations are
performed while referencing the same calibration
registers, the last calibration results will replace the
effects from the previous calibration as only one
offset and gain register is available per physical
channel. Only one calibration is performed with
each command byte. To calibrate all the channels,
additional calibration commands are necessary.
2.5.5. Self-calibration
The CS5531/32/33/34 offer both self-offset and
self-gain calibrations. For the self-calibration of
offset, the converters internally tie the inputs of the
1x amplifier together and routes them to the AIN-
pin as shown in Figure 11. For accurate self calibra-
tion of offset to occur, the AIN pins must be at the
proper common-mode voltage as specified in the
Analog Characteristics section. Self-offset calibra-
tion uses the 1x gain amplifier, and is therefore not
valid in the 2x-64x gain ranges. A self-offset calibra-
tion of these gain ranges can be performed by setting
the IS bit in the configuration register to a ‘1’, and
performing a system offset calibration. The IS bit
must be returned to ‘0’ afterwards for normal opera-
tion of the device.
For self calibration of gain, the differential inputs
of the modulator are connected to VREF+ and
VREF- as shown in Figure 12. Self calibration of
gain will not work with (VREF+ - VREF-) > 2.5V.
Self calibration of gain is performed in the
GAIN = 1x mode without regard to the setup regis-
ter’s gain setting. Gain errors in the PGIA gain
steps 2x to 64x are not calibrated as this would re-
quire an accurate low-voltage source other than the
reference voltage. A system calibration of gain
should be performed if accurate gains are to be
achieved on the ranges other than 1x, or when
(VREF+ – VREF-) > 2.5V.
相关PDF资料 |
PDF描述 |
|---|---|
| VI-2WZ-IV-B1 | CONVERTER MOD DC/DC 2V 60W |
| VE-26B-IX-B1 | CONVERTER MOD DC/DC 95V 75W |
| VI-2WT-IX-B1 | CONVERTER MOD DC/DC 6.5V 75W |
| VE-261-IX-B1 | CONVERTER MOD DC/DC 12V 75W |
| VI-2WL-IX-B1 | CONVERTER MOD DC/DC 28V 75W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CS5532-BSZ/H | 制造商:Cirrus Logic 功能描述: |
| CS5532-BSZR | 功能描述:模数转换器 - ADC IC 16-Bit ADCs w/UltraLw Noise PGIA RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| CS5533 | 制造商:CIRRUS 制造商全称:Cirrus Logic 功能描述:16-bit and 24-bit ADCs with Ultra-low-noise PGIA |
| CS5533-AS | 功能描述:模数转换器 - ADC 4-Ch 16-Bit ADCs w/ Ultra Low Noise PGIA RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| CS5533-ASR | 功能描述:模数转换器 - ADC IC 16-Bit ADCs w/UltraLw Noise PGIA RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
发布紧急采购，3分钟左右您将得到回复。