参数资料
型号: CS82C59AZ96
厂商: Intersil
文件页数: 17/22页
文件大小: 0K
描述: IC INTERRUPT CTRLR 8MHZ 28PLCC
标准包装: 1
控制器类型: CMOS 优先中断控制器
接口: 系统总线
电源电压: 4.5 V ~ 5.5 V
电流 - 电源: 1mA
工作温度: 0°C ~ 70°C
安装类型: 表面贴装
封装/外壳: 28-LCC(J 形引线)
供应商设备封装: 28-PLCC(11.51x11.51)
包装: 标准包装
产品目录页面: 1242 (CN2011-ZH PDF)
其它名称: CS82C59AZ96DKR
4
FN2784.5
March 17, 2006
Functional Description
Interrupts in Microcomputer Systems
Microcomputer system design requires that I/O devices such
as keyboards, displays, sensors and other components
receive servicing in an efficient manner so that large
amounts of the total system tasks can be assumed by the
microcomputer with little or no effect on throughput.
The most common method of servicing such devices is the
Polled approach. This is where the processor must test each
device in sequence and in effect “ask” each one if it needs
servicing. It is easy to see that a large portion of the main
program is looping through this continuous polling cycle and
that such a method would have a serious, detrimental effect
on system throughput, thus, limiting the tasks that could be
assumed by the microcomputer and reducing the cost
effectiveness of using such devices.
Pin Description
SYMBOL
TYPE
DESCRIPTION
VCC
I
VCC: The +5V power supply pin. A 0.1F capacitor between pins 28 and 14 is recommended for decoupling.
GND
I
GROUND
CS
I
CHIP SELECT: A low on this pin enables RD and WR communications between the CPU and the 82C59A. INTA
functions are independent of CS.
WR
I
WRITE: A low on this pin when CS is low enables the 82C59A to accept command words from the CPU.
RD
I
READ: A low on this pin when CS is low enables the 82C59A to release status onto the data bus for the CPU.
D7 - D0
I/O
BIDIRECTIONAL DATA BUS: Control, status, and interrupt-vector information is transferred via this bus.
CAS0 - CAS2
I/O
CASCADE LINES: The CAS lines form a private 82C59A bus to control a multiple 82C59A structure. These
pins are outputs for a master 82C59A and inputs for a slave 82C59A.
SP/EN
I/O
SLAVE PROGRAM/ENABLE BUFFER: This is a dual function pin. When in the Buffered Mode it can be used
as an output to control buffer transceivers (EN). When not in the Buffered Mode it is used as an input to
designate a master (SP = 1) or slave (SP = 0).
INT
O
INTERRUPT: This pin goes high whenever a valid interrupt request is asserted. It is used to interrupt the CPU,
thus, it is connected to the CPU's interrupt pin.
IR0 - IR7
I
INTERRUPT REQUESTS: Asynchronous inputs. An interrupt request is executed by raising an IR input (low to
high), and holding it high until it is acknowledged (Edge Triggered Mode), or just by a high level on an IR input
(Level Triggered Mode). Internal pull-up resistors are implemented on IR0 - 7.
INTA
I
INTERRUPT ACKNOWLEDGE: This pin is used to enable 82C59A interrupt-vector data onto the data bus by
a sequence of interrupt acknowledge pulses issued by the CPU.
A0
I
ADDRESS LINE: This pin acts in conjunction with the CS, WR, and RD pins. It is used by the 82C59A to
decipher various Command Words the CPU writes and status the CPU wishes to read. It is typically connected
to the CPU A0 address line (A1 for 80C86/88/286).
ROM
I/O (N)
I/O (2)
I/O (1)
RAM
CPU
CPU - DRIVEN
MULTIPLEXER
FIGURE 2. POLLED METHOD
82C59A
相关PDF资料
PDF描述
PIC12CE519-04I/P IC MCU OTP 1KX12 W/EE 8DIP
PIC16LF1827-E/P MCU 8BIT 7KB FLASH 18PDIP
PIC16F676-E/ST IC MCU FLASH 1KX14 W/AD 14TSSOP
PIC16LF1829T-I/SO MCU PIC 14KB FLASH 20-SOIC
PIC16F1829T-I/SO MCU PIC 14K FLASH 1K RAM 20SOIC
相关代理商/技术参数
参数描述
CS82C82 制造商:Rochester Electronics LLC 功能描述:- Bulk
CS82C83H 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:CMOS Octal Latching Inverting Bus Driver
CS82C83H DIE 制造商:Harris Corporation 功能描述:
CS82C84A 功能描述:时钟发生器及支持产品 PERIPH CLK GENERATOR 5V 25MHZ 20PLCC COM RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56
CS82C84A96 制造商:Rochester Electronics LLC 功能描述:- Bulk