- 您现在的位置：买卖IC网 > PDF目录11587 > CS82C59AZ96 (Intersil)IC INTERRUPT CTRLR 8MHZ 28PLCC PDF资料下载
参数资料
| 型号： | CS82C59AZ96 |
| 厂商： | Intersil |
| 文件页数： | 3/22页 |
| 文件大小： | 0K |
| 描述： | IC INTERRUPT CTRLR 8MHZ 28PLCC |
| 标准包装： | 1 |
| 控制器类型： | CMOS 优先中断控制器 |
| 接口： | 系统总线 |
| 电源电压： | 4.5 V ~ 5.5 V |
| 电流 - 电源： | 1mA |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 28-LCC（J 形引线） |
| 供应商设备封装： | 28-PLCC（11.51x11.51） |
| 包装： | 标准包装 |
| 产品目录页面： | 1242 (CN2011-ZH PDF) |
| 其它名称： | CS82C59AZ96DKR |
11
FN2784.5
March 17, 2006
Operation Command Words (OCWs)
After the Initialization Command Words (lCWs) are
programmed into the 82C59A, the device is ready to accept
interrupt requests at its input lines. However, during the
82C59A operation, a selection of algorithms can command
the 82C59A to operate in various modes through the
Operation Command Words (OCWs).
Operation Command Word 1 (OCW1)
OCW1 sets and clears the mask bits in the Interrupt Mask
Register (lMR) M7 - M0 represent the eight mask bits. M = 1
indicates the channel is masked (inhibited), M = 0 indicates
the channel is enabled.
Operation Command Word 2 (OCW2)
R, SL, EOI - These three bits control the Rotate and End of
Interrupt modes and combinations of the two. A chart of
these combinations can be found on the Operation
Command Word Format.
L2, L1, L0 - These bits determine the interrupt level acted
upon when the SL bit is active.
Operation Command Word 3 (OCW3)
ESMM - Enable Special Mask Mode. When this bit is set to 1
it enables the SMM bit to set or reset the Special Mask
Mode. When ESMM = 0, the SMM bit becomes a “don’t
care”.
SMM - Special Mask Mode. If ESMM = 1 and SMM = 1, the
82C59A will enter Special Mask Mode. If ESMM = 1 and
SMM = 0, the 82C59A will revert to normal mask mode.
When ESMM = 0, SMM has no effect.
Fully Nested Mode
This mode is entered after initialization unless another mode
is programmed. The interrupt requests are ordered in priority
from 0 through 7 (0 highest). When an interrupt is
acknowledged the highest priority request is determined and
its vector placed on the bus. Additionally, a bit of the Interrupt
Service register (IS0 - 7) is set. This bit remains set until the
microprocessor issues an End of Interrupt (EOI) command
immediately before returning from the service routine, or if
the AEOI (Automatic End of Interrupt) bit is set, until the
trailing edge of the last INTA. While the IS bit is set, all
further interrupts of the same or lower priority are inhibited,
while higher levels will generate an interrupt (which will be
acknowledged only if the microprocessor internal interrupt
enable flip-flop has been re-enabled through software).
After the initialization sequence, IR0 has the highest priority
and IR7 the lowest. Priorities can be changed, as will be
explained in the rotating priority mode or via the set priority
command.
OPERATION COMMAND WORDS (OCWs)
A0
D7
D6
D5
D4
D3
D2
D1
D0
OCW1
1
M7M6
M5M4M3M2M1M0
OCW2
0
R
SL
EOI
0
L2
L1
L0
OCW3
0
ESMM SMM
0
1
P
RR
RIS
82C59A
相关PDF资料 |
PDF描述 |
|---|---|
| PIC12CE519-04I/P | IC MCU OTP 1KX12 W/EE 8DIP |
| PIC16LF1827-E/P | MCU 8BIT 7KB FLASH 18PDIP |
| PIC16F676-E/ST | IC MCU FLASH 1KX14 W/AD 14TSSOP |
| PIC16LF1829T-I/SO | MCU PIC 14KB FLASH 20-SOIC |
| PIC16F1829T-I/SO | MCU PIC 14K FLASH 1K RAM 20SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CS82C82 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| CS82C83H | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:CMOS Octal Latching Inverting Bus Driver |
| CS82C83H DIE | 制造商:Harris Corporation 功能描述: |
| CS82C84A | 功能描述:时钟发生器及支持产品 PERIPH CLK GENERATOR 5V 25MHZ 20PLCC COM RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56 |
| CS82C84A96 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
发布紧急采购，3分钟左右您将得到回复。