1:4 Clock Fanout Buffer
ComLink Series
CY2DL814
Cypress Semiconductor Corporation
Document #: 38-07057 Rev. *A
3901 North First Street
San Jose
CA 95134
Revised December 14, 2002
408-943-2600
Features
Low-voltage operation
V
DD
= 3.3V
1:4 Fanout
Single-input configurable for
—
LVDS, LVPECL, or LVTTL
—
Four differential pairs of LVDS outputs
Drives 50- or 100-ohm load (selectable)
Low input capacitance
Low output skew
Does not exceed Bellcore 802.3 standards
Operation at
350 MHz
–
700 Mbps
Low propagation delay
Typical (tpd < 4 ns)
Industrial versions available
Packages available include TSSOP/SOIC
Description
The Cypress CY2 series of network circuits is produced using
advanced 0.35-micron CMOS technology, achieving the
industry
’
s fastest logic.
The Cypress CY2DL814 fanout buffer features a single
LVDS-, LVPECL-, or LVTTL-compatible input and four LVDS
output pairs.
Designed for data-communication clock management applica-
tions, the fanout from a single input reduces loading on the
input clock.
The CY2DL814 is ideal for both level translations from single
ended to LVDS and/or for the distribution of LVDS-based clock
signals. The Cypress CY2DL814 has configurable input and
output functions. The input can be selectable for
LVPECL/LVTTL or LVDS signals while the output driver
’
s
support standard and high drive LVDS. Drive either a 50-ohm
or 100-ohm line with a single part number/device.
Block Diagram
Pin Configuration
OUTPUT
LVDS
IN+
IN-
Q1A
Q1B
Q2A
Q2B
Q4A
Q4B
Q3A
Q3B
CNTRL
LVDS /
LVPECL /
LVTTL
CONFIG
EN1
EN2
C
16-pin TSSOP/SOIC
EN1
CONFIG
CNTRL
VDD
GND
IN+
IN-
EN2
Q1A
Q1B
Q2A
Q2B
Q3A
Q3B
Q4A
Q4B
1
2
3
4
5
6
7
8
10
9
11
12
13
14
15
16