参数资料
型号: CY39200V388-200MGI
厂商: Cypress Semiconductor Corp.
英文描述: CPLDs at FPGA Densities
中文描述: CPLD器件在FPGA的密度
文件页数: 35/86页
文件大小: 1235K
代理商: CY39200V388-200MGI
Delta39K ISR
CPLD Family
Document #: 38-03039 Rev. *H
Page 35 of 86
Switching Waveforms
(continued)
Channel Memory Synchronous FIFO Full/Read Timing
PORT A CLOCK
READ ENABLE
t
CHMCLK
t
CHMFS
REGISTERED
OUTPUT
FULL FLAG
(Active LOW)
PORT B CLOCK
t
CHMFH
t
CHMSKEW1
t
CHMFO
t
CHMFO
WRITE ENABLE
t
CHMS
t
CHMH
t
CHMFRDV
REGISTERED
INPUT
相关PDF资料
PDF描述
CY39200V388-200NC CPLDs at FPGA Densities
CY39200V388-200NI CPLDs at FPGA Densities
CY39200V388-200NTC CPLDs at FPGA Densities
CY39200V388-200NTI CPLDs at FPGA Densities
CY39200V388-233BBC CPLDs at FPGA Densities
相关代理商/技术参数
参数描述
CY39200V388-233MGC 制造商:CYPRESS 制造商全称:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39200V388-233MGI 制造商:CYPRESS 制造商全称:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39200V388-233NTC 制造商:CYPRESS 制造商全称:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39200V388-83MGC 制造商:Cypress Semiconductor 功能描述:
CY39200V484-125BBC 制造商:CYPRESS 制造商全称:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities