参数资料
型号: CY39200Z676-167MBC
厂商: CYPRESS SEMICONDUCTOR CORP
元件分类: PLD
英文描述: LOADABLE PLD, 8.5 ns, PBGA676
封装: 27 X 27 MM, 1.60 MM HEIGHT, 1 MM PITCH, FBGA-676
文件页数: 27/57页
文件大小: 1166K
代理商: CY39200Z676-167MBC
PRELIMINARY
Delta39K ISR
CPLD Family
Document #: 38-03039 Rev. **
Page 33 of 57
Switching Waveforms (continued)
Channel Memory DP Asynchronous Timing
WRITE
tCHMPWE
tCHMSA
tCHMHA
tCHMAA
tCHMHD
ADDRESS
DATA
OUTPUT
tCHMAA
Delta39K-14
An-1
An
An+1
An+2
Dn
Dn-1
Dn
Dn+1
tCHMSD
ENABLE
INPUT
Channel Memory Internal Clocking
CLOCK
INPUT CLOCK
OUTPUT CLOCK
tCHMMACS1
tMACCHMS2
tCHMMACS2
tMACCHMS1
Delta39K-15
MACROCELL INPUT
CHANNEL MEMORY
相关PDF资料
PDF描述
CY39100V388B-125MGXC LOADABLE PLD, 10 ns, PBGA388
CY39100V388B-83MGXC LOADABLE PLD, 15 ns, PBGA388
CY39200V208-125NTXC LOADABLE PLD, 10 ns, PQFP208
CY39050V208-125NTXC LOADABLE PLD, 10 ns, PQFP208
CY39050V208-125NTXI LOADABLE PLD, 10 ns, PQFP208
相关代理商/技术参数
参数描述
CY3930V208-125BBC 制造商:CYPRESS 制造商全称:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3930V208-125BBI 制造商:CYPRESS 制造商全称:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3930V208-125BGC 制造商:CYPRESS 制造商全称:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3930V208-125BGI 制造商:CYPRESS 制造商全称:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3930V208-125MBC 制造商:CYPRESS 制造商全称:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities