收藏本站
参数资料
型号： CY7C1157V18-375BZXC
厂商： CYPRESS SEMICONDUCTOR CORP
元件分类： SRAM
英文描述： 18-Mbit DDR-II+ SRAM 2-Word Burst Architecture (2.0 Cycle Read Latency)
中文描述： 2M X 9 DDR SRAM, 0.45 ns, PBGA165
封装： 13 X 15 MM, 1.40 MM HEIGHT, LEAD FREE, MO-216, FBGA-165
文件页数： 15/27页
文件大小： 645K
代理商： CY7C1157V18-375BZXC
CY7C1146V18, CY7C1157V18
CY7C1148V18, CY7C1150V18
Document Number: 001-06621 Rev. *D
Page 22 of 27
Switching Characteristics
Over the operating range [21, 22]
Cypress
Parameter
Consortium
Parameter
Description
375 MHz
333 MHz
300 MHz
Unit
Min
Max
Min
Max
Min
Max
tPOWER
VDD(Typical) to the first Access
[23]
1–
1–1
–
ms
tCYC
tKHKH
K Clock Cycle Time
2.66 8.40
3.0
8.40
3.3
8.40
ns
tKH
tKHKL
Input Clock (K/K) HIGH
0.425
–
0.425
–
0.425
–
tCYC
tKL
tKLKH
Input Clock (K/K) LOW
0.425–0.425
–0.425
–
tCYC
tKHKH
K Clock Rise to K Clock Rise (rising edge to rising edge)
1.13
–
1.28
–
1.40
–
ns
Setup Times
tSA
tAVKH
Address Setup to K Clock Rise
0.4
–
0.4
–
0.4
–
ns
tSC
tIVKH
Control Setup to K Clock Rise (LD, R/W)
0.4
–0.4–0.4
–
ns
tSCDDR
tIVKH
Double Data Rate Control Setup to Clock (K/K) Rise (BWS0,
BWS1, BWS2, BWS3)
0.28
–
0.28
–
0.28
–
ns
tSD
tDVKH
D[X:0] Setup to Clock (K/K) Rise
0.28–
0.28–0.28
–
ns
Hold Times
tHA
tKHAX
Address Hold after K Clock Rise
0.4
–
0.4
–
0.4
–
ns
tHC
tKHIX
Control Hold after K Clock Rise (LD, R/W)
0.4
–0.4–0.4
–
ns
tHCDDR
tKHIX
Double Data Rate Control Hold after Clock (K/K) Rise (BWS0,
BWS1, BWS2, BWS3)
0.28
–
0.28
–
0.28
–
ns
tHD
tKHDX
D[X:0] Hold after Clock (K/K) Rise
0.28–
0.28–0.28
–
ns
Output Times
tCO
tCHQV
K/K Clock Rise to Data Valid
–
0.45
–
0.45
–
0.45
ns
tDOH
tCHQX
Data Output Hold after K/K Clock Rise (Active to Active)
–0.45
–
–0.45
–
–0.45
–
ns
tCCQO
tCHCQV
K/K Clock Rise to Echo Clock Valid
–
0.45
–
0.45
–
0.45
ns
tCQOH
tCHCQX
Echo Clock Hold after K/K Clock Rise
–0.45
–
–0.45
–
–0.45
–
ns
tCQD
tCQHQV
Echo Clock High to Data Valid
–
0.2
–
0.2
–
0.2
ns
tCQDOH
tCQHQX
Echo Clock High to Data Invalid
–0.2
–
–0.2
–
–0.2
–
ns
tCQH
tCQHCQL
Output Clock (CQ/CQ) HIGH[24]
0.88
–
1.03
–
1.15
–
ns
tCQHCQH
CQ Clock Rise to CQ Clock Rise[24]
(rising edge to rising edge)
0.88
–
1.03
–
1.15
–
ns
tCHZ
tCHQZ
Clock (K/K) Rise to High-Z (Active to High-Z)[25, 26]
–0.45–
0.45
–0.45
ns
tCLZ
tCHQX1
Clock (K/K) Rise to Low-Z[25, 26]
–0.45
–
–0.45
–
–0.45
–
ns
tQVLD
Echo Clock High to QVLD Valid[27]
–0.20 0.20 –0.20 0.20 –0.20 0.20
ns
DLL Timing
tKC Var
Clock Phase Jitter
–
0.20
–
0.20
–
0.20
ns
tKC lock
DLL Lock Time (K)
2048
–
2048
–
2048
–
Cycles
tKC Reset
K Static to DLL Reset[28]
30–30–30–
ns
Notes
22. When a part with a maximum frequency above 300 MHz is operating at a lower clock frequency, it requires the input timings of the frequency range in which it is being
operated and outputs data with the output timings of that frequency range.
23. This part has a voltage regulator internally; tPOWER is the time that the power needs to be supplied above VDD minimum initially before a read or write operation can
be initiated.
24. These parameters are extrapolated from the input timing parameters (tKHKH – 250 ps, where 250 ps is the internal jitter. An input jitter of 200 ps (tKC Var) is already
included in the tKHKH). These parameters are only guaranteed by design and are not tested in production.
25. tCHZ, tCLZ, are specified with a load capacitance of 5 pF as in (b) of AC Test Loads. Transition is measured ± 100 mV from steady-state voltage.
26. At any voltage and temperature tCHZ is less than tCLZ and tCHZ less than tCO.
27. tQVLD spec is applicable for both rising and falling edges of QVLD signal.
28. Hold to >VIH or <VIL.
[+] Feedback
相关PDF资料
PDF描述
CY7C1157V18-375BZXI 18-Mbit DDR-II+ SRAM 2-Word Burst Architecture (2.0 Cycle Read Latency)
CY7C1157V18 18-Mbit DDR-II+ SRAM 2-Word Burst Architecture (2.0 Cycle Read Latency)
CY7C1161V18-300BZC 18-Mbit QDR⑩-II+ SRAM 4-Word Burst Architecture (2.5 Cycle Read Latency)
CY7C1161V18-300BZI 18-Mbit QDR⑩-II+ SRAM 4-Word Burst Architecture (2.5 Cycle Read Latency)
CY7C1161V18-333BZI 18-Mbit QDR⑩-II+ SRAM 4-Word Burst Architecture (2.5 Cycle Read Latency)
相关代理商/技术参数
参数描述
CY7C1163KV18-400BZI 功能描述:静态随机存取存储器 18MB (1Mx18) 1.8v 400MHz DDR II 静态随机存取存储器 RoHS:否 制造商:Cypress Semiconductor 存储容量:16 Mbit 组织:1 M x 16 访问时间:55 ns 电源电压-最大:3.6 V 电源电压-最小:2.2 V 最大工作电流:22 uA 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:TSOP-48 封装:Tray
CY7C1163KV18-450BZC 功能描述:静态随机存取存储器 18MB (1Mx18) 1.8v 450MHz DDR II 静态随机存取存储器 RoHS:否 制造商:Cypress Semiconductor 存储容量:16 Mbit 组织:1 M x 16 访问时间:55 ns 电源电压-最大:3.6 V 电源电压-最小:2.2 V 最大工作电流:22 uA 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:TSOP-48 封装:Tray
CY7C1163KV18-550BZC 功能描述:静态随机存取存储器 18MB (1Mx18) 1.8v 550MHz DDR II 静态随机存取存储器 RoHS:否 制造商:Cypress Semiconductor 存储容量:16 Mbit 组织:1 M x 16 访问时间:55 ns 电源电压-最大:3.6 V 电源电压-最小:2.2 V 最大工作电流:22 uA 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:TSOP-48 封装:Tray
CY7C11651KV18-400BZC 功能描述:静态随机存取存储器 Sync 静态随机存取存储器 QDR RoHS:否 制造商:Cypress Semiconductor 存储容量:16 Mbit 组织:1 M x 16 访问时间:55 ns 电源电压-最大:3.6 V 电源电压-最小:2.2 V 最大工作电流:22 uA 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:TSOP-48 封装:Tray
CY7C11651KV18-400BZXC 功能描述:IC SRAM 18MBIT 400MHZ 165-FPBGA RoHS:是 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:150 系列:- 格式 - 存储器:EEPROMs - 串行 存储器类型:EEPROM 存储容量:4K (2 x 256 x 8) 速度:400kHz 接口:I²C，2 线串口 电源电压:2.5 V ~ 5.5 V 工作温度:-40°C ~ 85°C 封装/外壳:8-VFDFN 裸露焊盘 供应商设备封装:8-DFN（2x3） 包装:管件 产品目录页面:1445 (CN2011-ZH PDF)
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*