- 您现在的位置：买卖IC网 > PDF目录373038 > DAC1208D750HN (NXP Semiconductors N.V.) Dual 12-bit DAC; up to 750 Msps; 2×, 4× or 8× interpolating PDF资料下载
参数资料
| 型号： | DAC1208D750HN |
| 厂商： | NXP Semiconductors N.V. |
| 元件分类： | 外设及接口 |
| 英文描述： | Dual 12-bit DAC; up to 750 Msps; 2×, 4× or 8× interpolating |
| 封装： | DAC1208D750HN/C1<SOT804-3|<<<1<Always Pb-free,;DAC1208D750HN/C1<SOT804-3|<<<1<Always Pb-free,; |
| 文件页数： | 11/98页 |
| 文件大小： | 554K |
| 代理商： | DAC1208D750HN |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页当前第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页
DAC1208D750
All information provided in this document is subject to legal disclaimers.
NXP B.V. 2010. All rights reserved.
Product data sheet
Rev. 2 — 6 December 2010
11 of 98
NXP Semiconductors
DAC1208D750
2
×
, 4
×
or 8
×
interpolating DAC with JESD204A
[1]
D = guaranteed by design; C = guaranteed by characterization; I = 100 % industrially tested.
[2]
Delay between the deassertion of bits FORCE_RESET_FCLK and FORCE_RESET_DCLK and the deassertion of the sync signal. It
reflects the delay required by DAC1208D750 to lock to a JESD204A stream. It supposes that the TX is already transmitting K28.5
characters in error-free conditions.
[3]
CLKINP/CLKINN inputs are at differential LVDS levels. An external termination resistor with a value of between 80
Ω
and 120
Ω
(see
Figure 15
) should be connected across the pins.
[4]
|
V
gpd
|
represents the ground potential difference voltage. This is the voltage that results from current flowing through the finite resistance
and the inductance between the receiver and the driver circuit ground voltage.
[5]
Vin_p and Vin_n inputs are differential CML inputs. They are terminated internally to V
tt
via 50
Ω
(see
Figure 4
).
SYNC_OUTP/SYNC_OUTN outputs are differential LVDS outputs. They must be terminated by a resistor with a value of between 80
Ω
and 120
Ω
.
[6]
[7]
Optimum performances at high sampling rate (> 650 Msps) will be achieved with V
DDA(1V8)
= 1.8 V
±
2 %.
IMD3 rejection with
6 dBFS/tone.
[8]
10. Application information
10.1 General description
The DAC1208D750 is a dual 12-bit DAC operating up to 750 Msps. With a maximum input
data rate of up to 312.5 Msps and a maximum output sampling rate of 750 Msps, the
DAC1208D750 allows more flexibility for wide bandwidth and multi-carrier systems.
Combined with its quadrature modulator and 32-bit NCO, the DAC1208D750 simplifies
the frequency selection of the system. This is also possible because of the 2
×
, 4
×
or 8
×
interpolation filters which remove undesired images.
DAC1208D750 supports the following JESD204A key features:
10-bit/8-bit decoding
Code group synchronization
inter-lane alignment
1 + x
14
+ x
15
scrambling polynomial
Character replacement
TX/RX synchronization management via SYNC signals
Multiple Converter Device Alignment-Multiple Lanes (MCDA-ML) device
DAC1208D750 can be interfaced with any logic device that features high-speed SERDES
functionality. This macro is now widely available in FPGA from different vendors.
Standalone SERDES ICs can also be used.
To enhance the intrinsic board layout simplification of the JESD204A standard, NXP
includes polarity swapping for each of the lanes and additionally offers lane swapping.
Each physical lane can be configured logically as lane0, lane1, lane2 or lane3.
NSD
noise spectral density
f
s
= 737.28 Msps;
4
×
interpolation;
f
o
= 153.6 MHz at 0 dBFS
I
[7]
-
154
-
dBm/Hz
Table 5.
V
DDA(1V8)
= V
DDD
= 1.7 V to 1.9 V; V
DDA(3V3)
= 3.13 V to 3.47 V; AGND and GND are shorted together; T
amb
=
40
°
C to
+85
°
C; typical values measured at V
DDA(1V8)
= V
DDD
= 1.8 V; V
DDA(3V3)
= 3.3 V; T
amb
= +25
°
C; R
L
= 50
Ω
; I
O(fs)
= 20 mA;
maximum sample rate; PLL off unless otherwise specified.
Symbol
Parameter
Conditions
Characteristics
…continued
Test
[1]
Min
Typ
Max
Unit
相关PDF资料 |
PDF描述 |
|---|---|
| DL-5538S-C550-SB | 1270 nm ~ 1610 nm DFB LD MODULES 2.5 Gbps CWDM MQW-DFB LD RECEPTACLE |
| DL-5538S-C450-FB | 1270 nm ~ 1610 nm DFB LD MODULES 2.5 Gbps CWDM MQW-DFB LD RECEPTACLE |
| DL-5538S-C450-S | 1270 nm ~ 1610 nm DFB LD MODULES 2.5 Gbps CWDM MQW-DFB LD RECEPTACLE |
| DL-5538S-C450-SB | 1270 nm ~ 1610 nm DFB LD MODULES 2.5 Gbps CWDM MQW-DFB LD RECEPTACLE |
| DL-5538S-C450-T | 1270 nm ~ 1610 nm DFB LD MODULES 2.5 Gbps CWDM MQW-DFB LD RECEPTACLE |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DAC1208D750HN/C1,5 | 功能描述:数模转换器- DAC DL 12BIT DAC 750MSPS 2X 4X OR 8X INT RoHS:否 制造商:Texas Instruments 转换器数量:1 DAC 输出端数量:1 转换速率:2 MSPs 分辨率:16 bit 接口类型:QSPI, SPI, Serial (3-Wire, Microwire) 稳定时间:1 us 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-14 封装:Tube |
| DAC1208D750HN-C1 | 功能描述:数模转换器- DAC RoHS:否 制造商:Texas Instruments 转换器数量:1 DAC 输出端数量:1 转换速率:2 MSPs 分辨率:16 bit 接口类型:QSPI, SPI, Serial (3-Wire, Microwire) 稳定时间:1 us 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-14 封装:Tube |
| DAC1208D750HN-C18 | 功能描述:数模转换器- DAC RoHS:否 制造商:Texas Instruments 转换器数量:1 DAC 输出端数量:1 转换速率:2 MSPs 分辨率:16 bit 接口类型:QSPI, SPI, Serial (3-Wire, Microwire) 稳定时间:1 us 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-14 封装:Tube |
| DAC1208LCD | 制造商:未知厂家 制造商全称:未知厂家 功能描述:12-Bit Digital-to-Analog Converter |
发布紧急采购，3分钟左右您将得到回复。