参数资料
型号: DAC8512FSZ-REEL7
厂商: Analog Devices Inc
文件页数: 9/20页
文件大小: 0K
描述: IC DAC 12BIT SRL LP 5V 8SOIC
产品培训模块: Data Converter Fundamentals
DAC Architectures
标准包装: 1,000
设置时间: 16µs
位数: 12
数据接口: 串行
转换器数目: 1
电压电源: 单电源
功率耗散(最大): 2.5mW
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 8-SOIC(0.154",3.90mm 宽)
供应商设备封装: 8-SOIC
包装: 带卷 (TR)
输出数目和类型: 1 电压,单极;1 电压,双极
采样率(每秒): 62.5k
DAC8512
–17–
REV. A
CLR
LD
SCLK
SCI
DAC8512
1
7
8
6
5
3
4
R1
200k
P1
10k
20mA
ADJUST
R3
80.6k
D1
R2
976k
P2
50
4mA
ADJUST
R4
54.9k
R5
100k
R6
150
Q1
2N1711
REF02
6
2
4
4–20mA
OP90
3
2
7
6
4
R7
100
ILQ-1
CLK
SCLK
+5V
10k
360
REPEAT FOR SDI, LD, & CLR
D1 = HP5082-2810
R
L
100
V
LOOP
+12 TO +40V
Figure 41. An Isolated, Programmable, 4-20 mA Process Controller
For the values shown in Figure 41,
IOUT = 3.9
A × Digital Code + 4 mA
giving a full-scale output current of 20 mA when the
DAC8512’s digital code equals FFFH. Offset trim at 4 mA is
provided by P2, and P1 provides the circuit’s gain trim at 20 mA.
These two trims do not interact because the noninverting input
of the OP90 is at virtual ground. The Schottky diode, D1, is re-
quired in this circuit to prevent loop supply power-on transients
from pulling the noninverting input of the OP90 more than
300 mV below its inverting input. Without this diode, such tran-
sients could cause phase reversal of the OP90 and possible
latchup of the controller. The loop supply voltage compliance of
the circuit is limited by the maximum applied input voltage to
the REF02 and is from +12 V to +40 V.
MICROPROCESSOR INTERFACING
DAC8512–MC68HC11 Interface
The circuit illustrated in Figure 42 shows a serial interface be-
tween the DAC8512 and the MC68HC11 8-bit microcontrol-
ler. SCK of the 68HC11 drives SCLK of the DAC8512, while
the MOSI output drives the serial data line, SDI, of the
DAC8512. The DAC’s CLR, LD, and CS signals are derived
from port lines PC1, PD5, and PC0, respectively, as shown.
For correct operation of the serial interface, the 68HC11 should
be configured such that its CPOL bit is set to 1 and its CPHA
bit is also set to 1. When the serial data is to be transmitted to
the DAC, PC0 is taken low, asserting the DAC’s CS input.
When the 68HC11 is configured in this manner, serial data on
PC1
PC0
SCK
MOSI
SS
CLK
SDI
LD
MC68HC11*
DAC8512*
CS
CLR
*ADDITIONAL PINS OMITTED FOR CLARITY
Figure 42. DAC8512–MC68HC11 Interface
MOSI is valid on the rising edge of SCLK. The 68HC11 trans-
mits its serial data in 8-bit bytes (MSB first), with only eight ris-
ing clock edges occurring in the transmit cycle. To load data to
the DAC8512’s input serial register, PC0 is left low after the
first eight bits are transferred, and a second byte of data is then
transferred serially to the DAC8512. During the second byte
load, the first four most significant bits of the first byte are
pushed out of the DAC’s input shift register. At the end of the
second byte load, PC0 is then taken high. To prevent an acci-
dental advancing of the internal shift register, SCLK must al-
ready be asserted before PC0 is taken high. To transfer the
contents of the input shift register to the DAC register, PD5 is
taken low, asserting the DAC’s LD input. The DAC’s CLR in-
put, controlled by the 68HC11’s PC1 port, provides an asyn-
chronous clear function, setting the DAC output to zero.
Included in this section is the source code for operating the
DAC8512—M68HC11 interface.
相关PDF资料
PDF描述
MC10H643FNR2G IC CLOCK BUFFER 1:8 80MHZ 28PLCC
MC10H643FNG IC CLOCK BUFFER 1:8 80MHZ 28PLCC
NB100EP223FAG IC CLOCK BUFFER MUX 2:22 64-LQFP
VI-JT2-MY CONVERTER MOD DC/DC 15V 50W
VE-J1T-MX-B1 CONVERTER MINIMOD DC/DC 6.5V 75W
相关代理商/技术参数
参数描述
DAC8512FZ 制造商:Rochester Electronics LLC 功能描述:- Bulk
DAC8512GBC 制造商:AD 制造商全称:Analog Devices 功能描述:% V, Serial Input Complete 12-Bit DAC
DAC8516 制造商:未知厂家 制造商全称:未知厂家 功能描述:AES / EBU to Analog Audio Converter
DAC8528 制造商:未知厂家 制造商全称:未知厂家 功能描述:Converter IC
DAC-8528-11-1 制造商:未知厂家 制造商全称:未知厂家 功能描述:12-Bit Digital-to-Analog Converter