参数资料
型号: DC1082A-B
厂商: Linear Technology
文件页数: 8/24页
文件大小: 0K
描述: BOARD SAR ADC LTC1407A
软件下载: QuikEval II System
设计资源: DC1082A Design File
DC1082A Schematic
标准包装: 1
系列: QuikEval-II™
ADC 的数量: 1
位数: 14
采样率(每秒): 3M
数据接口: 串行,SPI?
输入范围: 0 ~ 2.5 V
已用 IC / 零件: LTC1407
已供物品:
相关产品: LTC1407HMSE#PBF-ND - IC ADC 12BIT 3MSPS 10-MSOP
LTC1407HMSE#TRPBF-ND - IC ADC 12BIT 3MSPS 10-MSOP
LTC1407AHMSE#TRPBF-ND - IC ADC 14BIT 3MSPS 10-MSOP
LTC1407AHMSE#PBF-ND - IC ADC 14BIT 3MSPS 10-MSOP
LTC1407AIMSE#PBF-ND - IC ADC 14BIT 3MSPS 10-MSOP
LTC1407AIMSE-1#PBF-ND - IC ADC 14BIT 3MSPS 10-MSOP
LTC1407CMSE-1#PBF-ND - IC ADC 12BIT 3MSPS 10-MSOP
LTC1407CMSE#PBF-ND - IC ADC 12BIT 3MSPS 10-MSOP
LTC1407ACMSE#PBF-ND - IC ADC 14BIT 3MSPS 10-MSOP
LTC1407ACMSE-1#PBF-ND - IC ADC 14BIT 3MSPS 10-MSOP
更多...
LTC1407/LTC1407A
16
1407fb
APPLICATIONS INFORMATION
DIGITAL INTERFACE
The LTC1407/LTC1407A have a 3-wire SPI (Serial Protocol
Interface) interface. The SCK and CONV inputs and SDO
output implement this interface. The SCK and CONV inputs
accept swings from 3V logic and are TTL compatible, if the
logic swing does not exceed VDD. A detailed description
of the three serial port signals follows:
Conversion Start Input (CONV)
The rising edge of CONV starts a conversion, but subse-
quent rising edges at CONV are ignored by the LTC1407/
LTC1407A until the following 32 SCK rising edges have
occurred. The duty cycle of CONV can be arbitrarily chosen
to be used as a frame sync signal for the processor serial
port. A simple approach to generate CONV is to create a
pulse that is one SCK wide to drive the LTC1407/LTC1407A
and then buffer this signal to drive the frame sync input
of the processor serial port. It is good practice to drive
the LTC1407/LTC1407A CONV input rst to avoid digital
noise interference during the sample-to-hold transition
triggered by CONV at the start of conversion. It is also good
practice to keep the width of the low portion of the CONV
signal greater than 15ns to avoid introducing glitches in
the front end of the ADC just before the sample-and-hold
goes into Hold mode at the rising edge of CONV.
Minimizing Jitter on the CONV Input
In high speed applications where high amplitude sinewaves
above 100kHz are sampled, the CONV signal must have
as little jitter as possible (10ps or less). The square wave
output of a common crystal clock module usually meets
this requirement easily. The challenge is to generate a CONV
signal from this crystal clock without jitter corruption from
other digital circuits in the system. A clock divider and
any gates in the signal path from the crystal clock to the
CONV input should not share the same integrated circuit
with other parts of the system. As shown in the interface
circuit examples, the SCK and CONV inputs should be
driven rst, with digital buffers used to drive the serial port
interface. Also note that the master clock in the DSP may
already be corrupted with jitter, even if it comes directly
from the DSP crystal. Another problem with high speed
processor clocks is that they often use a low cost, low
speed crystal (i.e., 10MHz) to generate a fast, but jittery,
phase-locked-loop system clock (i.e., 40MHz). The jitter
in these PLL-generated high speed clocks can be several
nanoseconds. Note that if you choose to use the frame
sync signal generated by the DSP port, this signal will
have the same jitter of the DSP’s master clock.
Serial Clock Input (SCK)
The rising edge of SCK advances the conversion process
and also udpates each bit in the SDO data stream. After
CONV rises, the third rising edge of SCK sends out two
sets of 12/14 data bits, with the MSB sent rst. A simple
approachistogenerateSCKtodrivetheLTC1407/LTC1407A
rst and then buffer this signal with the appropriate number
of inverters to drive the serial clock input of the processor
serial port. Use the falling edge of the clock to latch data
from the Serial Data Output (SDO) into your processor serial
port. The 14-bit Serial Data will be received right justied,
in two 16-bit words with 32 or more clocks per frame
sync. It is good practice to drive the LTC1407/LTC1407A
SCK input rst to avoid digital noise interference during
the internal bit comparison decision by the internal high
speed comparator. Unlike the CONV input, the SCK input
is not sensitive to jitter because the input signal is already
sampled and held constant.
Serial Data Output (SDO)
Upon power-up, the SDO output is automatically reset to
the high impedance state. The SDO output remains in high
impedance until a new conversion is started. SDO sends
out two sets of 12/14 bits in the output data stream after
the third rising edge of SCK after the start of conversion
with the rising edge of CONV. The two 12-/14-bit words
are separated by two clock cycles in high impedance
mode. Please note the delay specication from SCK to a
valid SDO. SDO is always guaranteed to be valid by the
next rising edge of SCK. The 32-bit output data stream is
compatible with the 16-bit or 32-bit serial port of most
processors.
相关PDF资料
PDF描述
STD17W-U WIRE & CABLE MARKERS
DC1082A-A BOARD SAR ADC LTC1407A-1
FPF2313LMPX IC LOAD SW 2CH ADJ CURR 8-MLP
DC1813A-F BOARD SAR ADC LTC2368-18
DC1813A-C BOARD SAR ADC LTC2367-16
相关代理商/技术参数
参数描述
DC1082A-C 功能描述:BOARD SAR ADC LTC1403A-1 RoHS:是 类别:编程器,开发系统 >> 评估板 - 模数转换器 (ADC) 系列:QuikEval-II™ 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- ADC 的数量:1 位数:12 采样率(每秒):94.4k 数据接口:USB 输入范围:±VREF/2 在以下条件下的电源(标准):- 工作温度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,软件
DC1082A-D 功能描述:BOARD SAR ADC LTC1403A RoHS:是 类别:编程器,开发系统 >> 评估板 - 模数转换器 (ADC) 系列:QuikEval-II™ 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- ADC 的数量:1 位数:12 采样率(每秒):94.4k 数据接口:USB 输入范围:±VREF/2 在以下条件下的电源(标准):- 工作温度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,软件
DC1082A-E 功能描述:BOARD SAR ADC LTC2356-14 RoHS:是 类别:编程器,开发系统 >> 评估板 - 模数转换器 (ADC) 系列:QuikEval-II™ 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- ADC 的数量:1 位数:12 采样率(每秒):94.4k 数据接口:USB 输入范围:±VREF/2 在以下条件下的电源(标准):- 工作温度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,软件
DC1082A-F 功能描述:BOARD SAR ADC LTC2355-14 RoHS:是 类别:编程器,开发系统 >> 评估板 - 模数转换器 (ADC) 系列:QuikEval-II™ 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- ADC 的数量:1 位数:12 采样率(每秒):94.4k 数据接口:USB 输入范围:±VREF/2 在以下条件下的电源(标准):- 工作温度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,软件
DC1083A-A 功能描述:BOARD DEMO LTM4603 RoHS:否 类别:编程器,开发系统 >> 评估板 - DC/DC 与 AC/DC(离线)SMPS 系列:µModule® 标准包装:1 系列:- 主要目的:DC/DC,步降 输出及类型:1,非隔离 功率 - 输出:- 输出电压:3.3V 电流 - 输出:3A 输入电压:4.5 V ~ 28 V 稳压器拓扑结构:降压 频率 - 开关:250kHz 板类型:完全填充 已供物品:板 已用 IC / 零件:L7981 其它名称:497-12113STEVAL-ISA094V1-ND