参数资料
型号: DC1278A
厂商: Linear Technology
文件页数: 18/20页
文件大小: 0K
描述: BOARD SAR ADC LTC2351-14
软件下载: QuikEval II System
设计资源: DC1278A Design File
DC1278A Schematic
标准包装: 1
系列: QuikEval-II™
ADC 的数量: 1
位数: 14
采样率(每秒): 1.5M
数据接口: 串行,SPI?
输入范围: 0 ~ 2.5 V
在以下条件下的电源(标准): 16.5mW @ 1.5MSPS
已用 IC / 零件: LTC2351-14
已供物品:
相关产品: LTC2351HUH-14#PBF-ND - IC ADC 14BIT 1.5MSPS 32-QFN
LTC2351HUH-12#PBF-ND - IC ADC 12BIT 1.5MSPS 32-QFN
LTC2351HUH-14#TRPBF-ND - IC ADC 14BIT 1.5MSPS 32-QFN
LTC2351HUH-12#TRPBF-ND - IC ADC 12BIT 1.5MSPS 32-QFN
LTC2351CUH-12#TRPBF-ND - IC ADC 12BIT 1.5MSPS 32-QFN
LTC2351IUH-14#TRPBF-ND - IC ADC 14BIT 1.5MSPS 32-QFN
LTC2351IUH-12#TRPBF-ND - IC ADC 12BIT 1.5MSPS 32-QFN
LTC2351CUH-14#TRPBF-ND - IC ADC 14BIT 1.5MSPS 32-QFN
LTC2351CUH-12#PBF-ND - IC ADC 12BIT 1.5MSPS 32-QFN
LTC2351IUH-12#PBF-ND - IC ADC 12BIT 1.5MSPS 32-QFN
更多...
LTC2351-14
7
235114fb
PIN FUNCTIONS
SDO (Pin 1): Three-State Serial Data Output. Each set
of six output data words represent the six analog input
channels at the start of the previous conversion. Data for
CH0 comes out rst and data for CH5 comes out last. Each
data word comes out MSB rst.
OGND (Pin 2): Ground Return for SDO Currents. Connect
to the solid ground plane.
OVDD (Pin 3): Power Supply for the SDO Pin. OVDD
must be no more than 300mV higher than VDD and can
be brought to a lower voltage to interface to low voltage
logic families. The unloaded HIGH state at SDO is at the
potential of OVDD.
CH0+ (Pin 4):
Noninverting Channel 0. CH0+ operates
fully differentially with respect to CH0with a 0V to 2.5V,
or ±1.25V differential swing and a 0V to VDD absolute
input range.
CH0(Pin 5):
Inverting Channel 0. CH0operates fully
differentially with respect to CH0+ with a –2.5V to 0V,
or ±1.25V differential swing and a 0V to VDD absolute
input range.
GND (Pins 6, 9, 12, 13, 16, 19): Analog Grounds. These
ground pins must be tied directly to the solid ground plane
under the part. Analog signal currents ow through these
connections.
CH1+ (Pin 7):
Noninverting Channel 1. CH1+ operates
fully differentially with respect to CH1with a 0V to 2.5V,
or ±1.25V differential swing and a 0V to VDD absolute
input range.
CH1(Pin 8):
Inverting Channel 1. CH1operates fully
differentially with respect to CH1+ with a –2.5V to 0V,
or ±1.25V differential swing and a 0V to VDD absolute
input range.
CH2+ (Pin 10):
Noninverting Channel 2. CH2+ operates
fully differentially with respect to CH2with a 0V to 2.5V,
or ±1.25V differential swing and a 0V to VDD absolute
input range.
CH2(Pin 11):
Inverting Channel 2. CH2operates fully
differentially with respect to CH2+ with a –2.5V to 0V,
or ±1.25V differential swing and a 0V to VDD absolute
input range.
CH3+ (Pin 14):
Noninverting Channel 3. CH3+ operates
fully differentially with respect to CH3with a 0V to 2.5V,
or ±1.25V differential swing and a 0V to VDD absolute
input range.
CH3(Pin 15):
Inverting Channel 3. CH3operates fully
differentially with respect to CH3+ with a –2.5V to 0V,
or ±1.25V differential swing and a 0V to VDD absolute
input range.
CH4+ (Pin 17):
Noninverting Channel 4. CH4+ operates
fully differentially with respect to CH4with a 0V to 2.5V,
or ±1.25V differential swing and a 0V to VDD absolute
input range.
CH4(Pin 18):
Inverting Channel 4. CH4operates fully
differentially with respect to CH4+ with a –2.5V to 0V, or
±1.25V differential swing and a 0V to VDD absolute input
range.
CH5+ (Pin 20):
Noninverting Channel 5. CH5+ operates
fully differentially with respect to CH5with a 0V to 2.5V,
or ±1.25V differential swing and a 0V to VDD absolute
input range.
CH5(Pin 21):
Inverting Channel 5. CH5operates fully
differentially with respect to CH5+ with a –2.5V to 0V, or
±1.25V differential swing and a 0V to VDD absolute input
range.
GND (PIN 22): Analog Ground for Reference. Analog
ground must be tied directly to the solid ground plane
under the part. Analog signal currents ow through this
connection. The 10μF reference bypass capacitor should
be returned to this pad.
VREF (Pin 23): 2.5V Internal Reference. Bypass to GND and
a solid analog ground plane with a 10μF ceramic capaci-
tor (or 10μF tantalum in parallel with 0.1μF ceramic). Can
be overdriven by an external reference voltage between
2.55V and VDD, VCC.
VCC (Pin 24): 3V Positive Analog Supply. This pin sup-
plies 3V to the analog section. Bypass to the solid analog
ground plane with a 10μF ceramic capacitor (or 10μF
tantalum) in parallel with 0.1μF ceramic. Care should
be taken to place the 0.1μF bypass capacitor as close to
Pin 24 as possible. Pin 24 must be tied to Pin 25.
相关PDF资料
PDF描述
STD17W-B WIRE & CABLE MARKERS
DC1082A-F BOARD SAR ADC LTC2355-14
ECE-V0JA102UP CAP ALUM 1000UF 6.3V 20% SMD
STD17W-7 WIRE & CABLE MARKERS
DC1082A-E BOARD SAR ADC LTC2356-14
相关代理商/技术参数
参数描述
DC1280A 制造商:Linear Technology 功能描述:EVAL BOARD, LT3471 BOOST / INVERTING REG 制造商:Linear Technology 功能描述:EVAL BOARD, LT3471 BOOST / INVERTING REG; Silicon Manufacturer:Linear Technology; Silicon Core Number:LT3471; Kit Application Type:Power Management; Kit Contents:Evaluation Board for LT3471; Length:40mm
DC1281A-A 制造商:Linear Technology 功能描述:BOARD DEMO 16BIT 160MSPS LTC2209 制造商:Linear Technology 功能描述:16BIT ADC Eval Brd, Rq. DC1371 制造商:Linear Technology 功能描述:16BIT ADC Eval Brd, Rq. DC1371, Silicon Manufacturer:Linear Technology, Silicon Core Number:LTC2209UP, Kit Application Type:Data Converter, Application Sub Type:ADC, Kit Contents:Board, Guide, Features:Also works with requred DC1371
DC1281A-B 制造商:Linear Technology 功能描述:BOARD DEMO 16BIT 160MSPS LTC2209 制造商:Linear Technology 功能描述:16BIT ADC Eval Brd, Rq. DC1371 制造商:Linear Technology 功能描述:16BIT ADC Eval Brd, Rq. DC1371; Silicon Manufacturer:Linear Technology; Silicon Core Number:LTC2209UP; Kit Application Type:Data Converter; Application Sub Type:ADC; Kit Contents:Board, Guide; Features:Also works with requred DC1371
DC1281A-E 制造商:Linear Technology 功能描述:16BIT ADC Eval Brd, Rq. DC1371, Silicon Manufacturer:Linear Technology, Silicon
DC1281A-F 制造商:Linear Technology 功能描述:16BIT ADC Eval Brd, Rq. DC1371, Silicon Manufacturer:Linear Technology, Silicon