- 您现在的位置：买卖IC网 > PDF目录15748 > DEMO56F8014 (Freescale Semiconductor)BOARD DEMO MC56F8014 W/US PS PDF资料下载
参数资料
| 型号： | DEMO56F8014 |
| 厂商： | Freescale Semiconductor |
| 文件页数： | 101/124页 |
| 文件大小： | 0K |
| 描述： | BOARD DEMO MC56F8014 W/US PS |
| 标准包装： | 1 |
| 类型： | MCU |
| 适用于相关产品： | 56F8014 |
| 所含物品： | 板，线缆，CD，电源 |
| 配用： | APMOTOR56F8000E-ND - KIT DEMO MOTOR CTRL SYSTEM |
| 相关产品： | MC56F8014VFAE-ND - IC DIGITAL SIGNAL CTRLR 32-LQFP |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页当前第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页
56F8014 Technical Data, Rev. 11
78
Freescale Semiconductor
The power modes provide additional means to disable clock domains, configure the voltage regulator, and
configure clock generation to manage power utilization, as shown in Table 6-3. Run, Wait, and Stop
modes provide means of enabling/disabling the peripheral and/or core clocking as a group. Stop disable
controls are provided for selected peripherals in the control register so that these peripheral clocks can
optionally continue to operate in Stop mode and generate interrupts which will return the part from Stop
to Run mode. Standby mode provides normal operation but at very low speed and power utilization. It is
possible to invoke Stop or Wait mode while in Standby mode for even greater levels of power reduction.
A 200 kHz clock external clock can optionally be used in Standby mode to produce the required Standby
100 kHz system bus rate. Power-down mode, which selects the ROSC clock source but shuts it off, fully
disables the part and minimizes its power utilization but is only recoverable via reset.
When the PLL is not selected and the system bus is operating at around 100 kHz, the large regulator can
Wait
Core and memory
clocks disabled
Peripheral clocks
enabled
Core executes WAIT instruction to enter this
mode.
Typically used for power-conscious applications.
Possible recoveries from Wait mode to Run
mode are:
1. Any interrupt
2. Executing a Debug mode entry command
during the 56800E core JTAG interface
2. Any reset (POR, external, software, COP)
Stop
Master clock generation in the OCCS
remains operational, but the SIM disables
the generation of system and peripheral
clocks.
Core executes STOP instruction to enter this
mode. Possible recoveries from Stop mode to
Run mode are:
1. Interrupt from Timer channels that have been
configured to operate in Stop mode (TCx_SD)
2. Interrupt for SCI configured to operate in Stop
mode (SCI_SD)
3. Low-voltage interrupt
4. Executing a Debug mode entry command
using the 56800E core JTAG interface
5. Any reset (POR, external, software, COP)
Standby
The OCCS generates the 2x System Clock
at a reduced frequency (200 kHz). The PLL
and high speed peripheral clocks are
disabled and the high-speed peripheral
option is not available. System and
peripheral clocks operate at 100 kHz.
The user configures the OCCS and SIM to select
the relaxation oscillator clock source (PRECS),
shut down the PLL (PLLPD), put the relaxation
oscillator in Standby mode (ROSB), and put the
large regulator in Standby (LRSTDBY). The part
is fully operational, but operating at a minimum
frequency and power configuration. Recovery
requires reversing the sequence used to enter
this mode (allowing for PLL lock time).
Power-Down
Master clock generation in the OCCS is
completely shut down. All system and
peripheral clocks are disabled.
The user configures the OCCS and SIM to enter
Standby mode as shown in the previous
description, followed by powering down the
oscillator (ROPD). The only possible recoveries
from this mode are:
1. External reset
2. Power-on reset
Table 6-3 Clock Operation in Power-Down Modes (Continued)
Mode
Core Clocks
Peripheral Clocks
Description
相关PDF资料 |
PDF描述 |
|---|---|
| VE-BTR-EY-F2 | CONVERTER MOD DC/DC 7.5V 50W |
| VE-BTR-EY-F1 | CONVERTER MOD DC/DC 7.5V 50W |
| VE-BTR-EX-S | CONVERTER MOD DC/DC 7.5V 75W |
| VE-BTR-EW-S | CONVERTER MOD DC/DC 7.5V 100W |
| VE-BTM-EY-F4 | CONVERTER MOD DC/DC 10V 50W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DEMO56F8014-E | 功能描述:开发板和工具包 - 其他处理器 MC56F8014 BD W/UNIV PS RoHS:否 制造商:Freescale Semiconductor 产品:Development Systems 工具用于评估:P3041 核心:e500mc 接口类型:I2C, SPI, USB 工作电源电压: |
| DEMO56F8014-EE | 功能描述:开发板和工具包 - 其他处理器 MC56F8014 BD W/UNIV PS RoHS:否 制造商:Freescale Semiconductor 产品:Development Systems 工具用于评估:P3041 核心:e500mc 接口类型:I2C, SPI, USB 工作电源电压: |
| DEMO90121DA | 功能描述:KIT DEMO RFID DOOR ACCESS RoHS:是 类别:RF/IF 和 RFID >> 过时/停产零件编号 系列:- 标准包装:1 系列:- 类型:用于 200/300 系列的欧盟开发套件 适用于相关产品:Zensys RF 模块 所含物品:开发板，模块，编程器，软件，线缆，电源 其它名称:703-1019Q3225667 |
| DEMO90121LR | 功能描述:KIT DEMO LONG RANGE READER RoHS:是 类别:RF/IF 和 RFID >> RFID 评估和开发套件及电路板 系列:- 产品培训模块:M24LR64 Dual Interface EEPROM 标准包装:1 系列:- 类型:读取器模块 频率:13.56MHz 适用于相关产品:M24LR-64-R 已供物品:2 根基准天线，I2C 和 RFID 读取器，样品 其它名称:497-10480 |
| DEMO908AP64 | 功能描述:开发板和工具包 - S08 / S12 MC68HC908AP64 DEMO BRD RoHS:否 产品:Development Kits 工具用于评估:MC9S12G128 核心:S12 接口类型:CAN, LIN, RS-232, USB 工作电源电压:5 V 制造商:Freescale Semiconductor |
发布紧急采购，3分钟左右您将得到回复。