- 您现在的位置：买卖IC网 > PDF目录212185 > DG529AK/883 (VISHAY SILICONIX) DUAL 4-CHANNEL, DIFFERENTIAL MULTIPLEXER, CDIP18 PDF资料下载
参数资料
| 型号： | DG529AK/883 |
| 厂商： | VISHAY SILICONIX |
| 元件分类： | 多路复用及模拟开关 |
| 英文描述： | DUAL 4-CHANNEL, DIFFERENTIAL MULTIPLEXER, CDIP18 |
| 封装： | CERAMIC, DIP-18 |
| 文件页数： | 8/12页 |
| 文件大小： | 170K |
| 代理商： | DG529AK/883 |
Document Number: 70068
S11-1029–Rev. D, 23-May-11
www.vishay.com
5
Vishay Siliconix
DG528, DG529
This document is subject to change without notice.
THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000
SCHEMATIC DIAGRAM (TYPICAL CHANNEL)
DETAILED DESCRIPTION
The internal structure of the DG528/DG529 includes a 5-V
logic interface with input protection circuitry followed by a
latch, level shifter, decoder and finally the switch constructed
with parallel n- and p-channel MOSFETs (see Figure 1).
The logic interface circuit compares the TTL input signal
against a TTL threshold reference voltage. The output of the
comparator feeds the data input of a D type latch. The level
sensitive D latch continuously places the DX input signal on
the QX output when the WR input is low, resulting in transpar-
ent latch operation. As soon as WR returns high, the latches
hold the data last present on the DX input, subject to the mini-
mum input timing requirements.
Following the latches the QX signals are level shifted and
decoded to provide proper drive levels for the CMOS
switches. This level shifting insures full on/off switch operation
for any analog signal present between the V+ and V- supply
rails.
The EN pin is used to enable the address latches during the
WR pulse. It can be hard-wired to the logic supply or to V+ if
one of the channels will always be used (except during a reset)
or it can be tied to address decoding circuitry for memory
mapped operation. The RS pin is used as a master reset. All
latches are cleared regardless of the state of any other latch
or control line. The WR pin is used to transfer the state of the
address control lines to their latches, except during a reset or
when EN is low (see Truth Tables).
Figure 1.
V+
Latches
EN
CLK
RESET
AX
WR
RS
VREF
DO
Dn
QO
Qn
Level
Shift
V+
V-
GND
V-
V+
D
V-
V+
Decode
S1
V-
V+
V-
V+
Sn
Figure 2.
3 V
0
3 V
0
50 %
80 %
EN
tW
tS
tH
WR
A0, A1, (A2)
Figure 3.
3 V
0
50 %
tRS
tOFF (RS)
RS
80 %
VO
Switch
Output
相关PDF资料 |
PDF描述 |
|---|---|
| DG129AP/883 | DUAL 2-CHANNEL, DBL POLE SGL THROW SWITCH, CDIP14 |
| DM1001-7PD4HF | 1-OUTPUT 50 W DC-DC REG PWR SUPPLY MODULE |
| DM1001-7PD8H | 1-OUTPUT 50 W DC-DC REG PWR SUPPLY MODULE |
| DM1001-7PV0A | 1-OUTPUT 50 W DC-DC REG PWR SUPPLY MODULE |
| DM1001-7RD6AF | 1-OUTPUT 50 W DC-DC REG PWR SUPPLY MODULE |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DG529AK883B | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Analog CMOS Latchable Multiplexers |
| DG529AZ | 功能描述:多路器开关 IC RoHS:否 制造商:Texas Instruments 通道数量:1 开关数量:4 开启电阻（最大值）:7 Ohms 开启时间（最大值）: 关闭时间（最大值）: 传播延迟时间:0.25 ns 工作电源电压:2.3 V to 3.6 V 工作电源电流: 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:UQFN-16 |
| DG529BK | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| DG529BY | 制造商:Harris Corporation 功能描述: |
| DG529C/ | 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:8-Channel Latchable Multiplexers |
发布紧急采购，3分钟左右您将得到回复。