
Document Number: 70071
S-71241–Rev. H, 25-Jun-07
www.vishay.com
7
Vishay Siliconix
DG884
TIMING DIAGRAMS
Figure 1. Input Timing Requirements
tSW
tAW
Presetting Device A
CS for
Device A
CS for
Device B
Address
B0
B1
Address
A0
A3
WR
SALVO
RS
I/O
Select Output 1
Presetting Device B
Donít Care
Select Output 2
Output N
Select Input
Input
Reset Occuring at Any Time Results In All Current Event Latches Being Cleared
tWA
tAW
tWA
tWP
tSP
tRS
tCW
tCA
tIA
tWS
tAW
tWC
tSP
tSW
tCW
tWS
Input
Figure 2. Output Timing Requirements
PARAMETER DEFINITIONS
Symbol
Parameter
Description
TAW
Address to Write
Minimum time address must be valid before WR goes high
TWA
Write to Address
Minimum time address must remain valid after WR pulse goes high
TWP
WR Pulse
Minimum time of WR pulse width to write address into Next Event latches
TCW
Chip Select to WR
Minimum time chip select must be valid before a WR pulse
TWC
WR to Chip Select
Minimum time chip select must remain valid after WR pulse
TSP
SALVO Pulse
Minimum time of SALVO pulse width
TWS
WR to SALVO
Minimum time from WR pulse to SALVOto load new address
TSW
SALVO to WR
Minimum time from SALVO pulse to WR to load current address
TIA
I/O to Address In
Minimum time I/O must be valid before address applied
TRS
RS to SALVO
Minimum time RS must be valid before SALVO pulse
TIO
I/O to Output
Minimum time I/O must be valid before address output valid
TAO
Address to Output
Minimum time address BX must be valid until address AX output valid
TCO
CS to Output
Minimum time CS must be valid until AX output is valid
TCA
CS to Address In
Minimum time CS must be valid before address applied if I/O is high
tAO
t AO
CS for
Device A
CS for
Device B
Interrogating Device A
Address
B0
B1
Address
A0
A3
WR
SALVO
RS
I/O
Reset Occuring at Any Time Results In All Current Event Latches Being Cleared
tIO
Select Current
Event Latch 1
Select Current
Event Latch
Interrogating Device B
Output
tC
O
tAO
Latch N
tCA
Out N
tC
O
tC
A
tAO
tIA
Address Output 1
Address Output