参数资料
型号: DP83848C-POE-EK
厂商: National Semiconductor
文件页数: 5/86页
文件大小: 0K
描述: BOARD EVALUATION DP83848C
标准包装: 1
系列: PowerWise®
主要目的: 特殊用途 DC/DC,以太网供电(POE)
输出及类型: 1,隔离
功率 - 输出: 24W
输出电压: 3.3V
电流 - 输出: 7.3A
输入电压: 39 ~ 57V
稳压器拓扑结构: 回扫
频率 - 开关: 250kHz
板类型: 完全填充
已供物品:
已用 IC / 零件: LM5072
相关产品: DP83848CVVX/NOPBTR-ND - TXRX ETHERNET PHYTER 48-LQFP
DP83848CVV-ND - IC TXRX ETHERNET PHYTER 48-LQFP
www.national.com
12
DP
83
84
8C
1.5 Reset and Power Down
1.6 Strap Options
The DP83848C uses many of the functional pins as strap options. The values of these pins are sampled during reset and
used to strap the device into specific modes of operation. The strap option pin assignments are defined below. The func-
tional pin name is indicated in parentheses.
A 2.2 k
resistor should be used for pull-down or pull-up to change the default strap option. If the default option is
required, then there is no need for external pull-up or pull down resistors. Since these pins may have alternate functions
after reset is deasserted, they should not be connected directly to VCC or GND.
Signal Name
Type
Pin #
Description
RESET_N
I, PU
29
RESET: Active Low input that initializes or re-initializes the
DP83848C. Asserting this pin low for at least 1
s will force a reset
process to occur. All internal registers will re-initialize to their de-
fault states as specified for each bit in the Register Block section.
All strap options are re-initialized as well.
PWR_DOWN/INT
I, OD, PU
7
See Section 5.5 for detailed description.
The default function of this pin is POWER DOWN.
POWER DOWN: The pin is an active low input in this mode and
should be asserted low to put the device in a Power Down mode.
INTERRUPT: The pin is an open drain output in this mode and will
be asserted low when an interrupt condition occurs. Although the
pin has a weak internal pull-up, some applications may require an
external pull-up resister. Register access is required for the pin to
be used as an interrupt mechanism. See Section 5.5.2 Interrupt
Mechanism for more details on the interrupt mechanisms.
Signal Name
Type
Pin #
Description
PHYAD0 (COL)
PHYAD1 (RXD_0)
PHYAD2 (RXD_1)
PHYAD3 (RXD_2)
PHYAD4 (RXD_3)
S, O, PU
S, O, PD
42
43
44
45
46
PHY ADDRESS [4:0]: The DP83848C provides five PHY ad-
dress pins, the state of which are latched into the PHYCTRL reg-
ister at system Hardware-Reset.
The DP83848C supports PHY Address strapping values 0
(<00000>) through 31 (<11111>). A PHY Address of 0 puts the
part into the MII Isolate Mode. The MII isolate mode must be se-
lected by strapping Phy Address 0; changing to Address 0 by reg-
ister write will not put the Phy in the MII isolate mode. Please refer
to section 2.3 for additional information.
PHYAD0 pin has weak internal pull-up resistor.
PHYAD[4:1] pins have weak internal pull-down resistors.
相关PDF资料
PDF描述
695D335X9050F2T CAP TANT 3.3UF 50V 10% 2414
ISL62881CCPUEVAL2Z EVAL BOARD ISL62881CCPU 28QFN
MDC3105LT1 IC RELAY/DRVR INDUCT LOAD SOT23
LM4040D30ILPRE3 IC VREF SHUNT PREC 3V TO-92-3
ASPI-0602S-820M-T INDUCTOR POWER 82UH 0602 SMD
相关代理商/技术参数
参数描述
DP83848CVV 制造商:Texas Instruments 功能描述:IC, 10/100 ETHERNET PHY, SMD, LQFP48
DP83848CVV/NOPB 功能描述:以太网 IC PHYTER COMMERCIAL TEMP SGL PORT RoHS:否 制造商:Micrel 产品:Ethernet Switches 收发器数量:2 数据速率:10 Mb/s, 100 Mb/s 电源电压-最大:1.25 V, 3.45 V 电源电压-最小:1.15 V, 3.15 V 最大工作温度:+ 85 C 封装 / 箱体:QFN-64 封装:Tray
DP83848CVV/NOPB 制造商:Texas Instruments 功能描述:Ethernet Transceiver
DP83848CVVX 制造商:Texas Instruments 功能描述:PHY 1-CH 10Mbps/100Mbps 48-Pin LQFP T/R
DP83848CVVX/NOPB 功能描述:以太网 IC PHYTER COMMERCIAL TEMP SGL PORT RoHS:否 制造商:Micrel 产品:Ethernet Switches 收发器数量:2 数据速率:10 Mb/s, 100 Mb/s 电源电压-最大:1.25 V, 3.45 V 电源电压-最小:1.15 V, 3.15 V 最大工作温度:+ 85 C 封装 / 箱体:QFN-64 封装:Tray