- 您现在的位置：买卖IC网 > PDF目录10675 > DP83848CVV/NOPB (National Semiconductor)IC TXRX ETHERNET PHYTER 48-LQFP PDF资料下载
参数资料
| 型号： | DP83848CVV/NOPB |
| 厂商： | National Semiconductor |
| 文件页数： | 3/86页 |
| 文件大小： | 0K |
| 描述： | IC TXRX ETHERNET PHYTER 48-LQFP |
| 产品培训模块： | PHYTER® Family |
| 标准包装： | 250 |
| 类型： | 收发器 |
| 驱动器/接收器数： | 1/1 |
| 规程： | 以太网 |
| 电源电压： | 3 V ~ 3.6 V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 48-LQFP |
| 供应商设备封装： | 48-LQFP（7x7） |
| 包装： | 托盘 |
| 产品目录页面： | 1276 (CN2011-ZH PDF) |
| 配用： | DP83848C-POE-EK-ND - BOARD EVALUATION DP83848C DP83848C-MAU-EK-ND - BOARD EVALUATION DP83848C |
| 其它名称： | *DP83848CVV *DP83848CVV/NOPB DP83848CVV DP83848CVVNOPB DP83848CVVNOPB-ND DP83848CVVNOPBTR DP83848CVVNOPBTR-ND |
第1页第2页当前第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页
www.national.com
10
DP
83
84
8C
RX_CLK
O
38
MII RECEIVE CLOCK: Provides the 25 MHz recovered receive
clocks for 100 Mb/s mode and 2.5 MHz for 10 Mb/s mode.
Unused in RMII mode. The device uses the X1 reference clock in-
put as the 50 MHz reference for both transmit and receive.
SNI RECEIVE CLOCK: Provides the 10 MHz recovered receive
clocks for 10 Mb/s SNI mode.
RX_DV
S, O, PD
39
MII RECEIVE DATA VALID: Asserted high to indicate that valid
data is present on the corresponding RXD[3:0]. MII mode by de-
fault with internal pulldown.
RMII Synchronous Receive Data Valid: This signal provides the
RMII Receive Data Valid indication independent of Carrier Sense.
This pin is not used in SNI mode.
RX_ER
S, O, PU
41
MII RECEIVE ERROR: Asserted high synchronously to RX_CLK
to indicate that an invalid symbol has been detected within a re-
ceived packet in 100 Mb/s mode.
RMII RECEIVE ERROR: Assert high synchronously to X1 when-
ever it detects a media error and RXDV is asserted in 100 Mb/s
mode.
This pin is not required to be used by a MAC, in either MII or RMII
mode, since the Phy is required to corrupt data on a receive error.
This pin is not used in SNI mode.
RXD_0
RXD_1
RXD_2
RXD_3
S, O, PD
43
44
45
46
MII RECEIVE DATA: Nibble wide receive data signals driven syn-
chronously to the RX_CLK, 25 MHz for 100 Mb/s mode, 2.5 MHz
for 10 Mb/s mode). RXD[3:0] signals contain valid data when
RX_DV is asserted.
RMII RECEIVE DATA: 2-bits receive data signals, RXD[1:0], driv-
en synchronously to the X1 clock, 50 MHz.
SNI RECEIVE DATA: Receive data signal, RXD_0, driven syn-
chronously to the RX_CLK. RXD_0 contains valid data when CRS
is asserted. RXD[3:1] are not used in this mode.
CRS/CRS_DV
S, O, PU
40
MII CARRIER SENSE: Asserted high to indicate the receive me-
dium is non-idle.
RMII CARRIER SENSE/RECEIVE DATA VALID: This signal
combines the RMII Carrier and Receive Data Valid indications.
For a detailed description of this signal, see the RMII Specifica-
tion.
SNI CARRIER SENSE: Asserted high to indicate the receive me-
dium is non-idle. It is used to frame valid receive data on the
RXD_0 signal.
COL
S, O, PU
42
MII COLLISION DETECT: Asserted high to indicate detection of
a collision condition (simultaneous transmit and receive activity)
in 10 Mb/s and 100 Mb/s Half Duplex Modes.
While in 10BASE-T Half Duplex mode with heartbeat enabled this
pin is also asserted for a duration of approximately 1
s at the end
of transmission to indicate heartbeat (SQE test).
In Full Duplex Mode, for 10 Mb/s or 100 Mb/s operation, this sig-
nal is always logic 0. There is no heartbeat function during 10
Mb/s full duplex operation.
RMII COLLISION DETECT: Per the RMII Specification, no COL
signal is required. The MAC will recover CRS from the CRS_DV
signal and use that along with its TX_EN signal to determine col-
lision.
SNI COLLISION DETECT: Asserted high to indicate detection of
a collision condition (simultaneous transmit and receive activity)
in 10 Mb/s SNI mode.
Signal Name
Type
Pin #
Description
相关PDF资料 |
PDF描述 |
|---|---|
| VI-21W-MX | CONVERTER MOD DC/DC 5.5V 75W |
| VI-2TH-IX-B1 | CONVERTER MOD DC/DC 52V 75W |
| AD7924BRUZ | IC ADC 12BIT 4CH W/SEQ 16TSSOP |
| VI-21Z-IV-B1 | CONVERTER MOD DC/DC 2V 60W |
| AS1972-T | IC COMPARATOR DUAL P/P 8-MSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DP83848CVVX | 制造商:Texas Instruments 功能描述:PHY 1-CH 10Mbps/100Mbps 48-Pin LQFP T/R |
| DP83848CVVX/NOPB | 功能描述:以太网 IC PHYTER COMMERCIAL TEMP SGL PORT RoHS:否 制造商:Micrel 产品:Ethernet Switches 收发器数量:2 数据速率:10 Mb/s, 100 Mb/s 电源电压-最大:1.25 V, 3.45 V 电源电压-最小:1.15 V, 3.15 V 最大工作温度:+ 85 C 封装 / 箱体:QFN-64 封装:Tray |
| DP83848EVV/NOPB | 功能描述:以太网 IC RoHS:否 制造商:Micrel 产品:Ethernet Switches 收发器数量:2 数据速率:10 Mb/s, 100 Mb/s 电源电压-最大:1.25 V, 3.45 V 电源电压-最小:1.15 V, 3.15 V 最大工作温度:+ 85 C 封装 / 箱体:QFN-64 封装:Tray |
| DP83848EVVX/NOPB | 功能描述:以太网 IC 10/100 ETHERNET PHY RoHS:否 制造商:Micrel 产品:Ethernet Switches 收发器数量:2 数据速率:10 Mb/s, 100 Mb/s 电源电压-最大:1.25 V, 3.45 V 电源电压-最小:1.15 V, 3.15 V 最大工作温度:+ 85 C 封装 / 箱体:QFN-64 封装:Tray |
| DP83848H | 制造商:NSC 制造商全称:National Semiconductor 功能描述:DP83848H PHYTER㈢ Mini - Extreme Single 10/100 Ethernet |
发布紧急采购，3分钟左右您将得到回复。