- 您现在的位置：买卖IC网 > PDF目录171212 > DP83959AVUL LAN Hub Controller PDF资料下载
参数资料
| 型号： | DP83959AVUL |
| 英文描述： | LAN Hub Controller |
| 中文描述： | 局域网集线器控制器 |
| 文件页数： | 2/24页 |
| 文件大小： | 240K |
| 代理商： | DP83959AVUL |
50 Functional Description (Continued)
522 Management Bus Interface
The management interface of the DP83957 is responsible
for receiving storing validating management data generat-
ing all attribute data and updating the attributes stored in the
SRAM via the SRAM interface
The DP83957 receives the per-port statistics information
through the management interface (from a DP839502) and
extracts the attribute information by latching in the last 56
bits (7 bytes) of data The 7 bytes of data are used to update
the appropriate attributes for the specified port
After the de-assertion of MCRS the DP83957 generates all
attribute information and performs a read-modify-write oper-
ation to update the attribute counters stored in the SRAM
for the specified DP83950 ID and port ID
523 Management Bus Processing
The CPU initiates management data bus processing by set-
ting the START bit (D7) in Configuration Register 1
During the processing of management bus information one
of three error conditions may occur This error will generate
an interrupt to the microprocessor if the interrupt is en-
abled
Three sources of error interrupts that can occur are
Source Address Mismatch (SAM) Interrupt
If the last packet received on a particular port has a Source
Address that differs from the aLastSourceAddress attribute
for that port then the SAM bit (D7) will be set in the Interrupt
Status Register
No Start Frame Delimiter (SFD
ERR) Interrupt
If no Start Frame Delimiter (SFD) is detected within the
MCRS envelope (ie before the end of the packet) on the
Management Bus then the SFD
ERR bit (D6) will be set in
the Interrupt Status Register
The management status must contain a minimum of 56 bits
Invalid Port ID (IPN) Interrupt
If the received management status bytes contain a valid
DP83950 ID but an invalid port ID (ie a Port ID normally
greater than 13) then the IPN bit (D3) will be set in the
Interrupt Status register
524 Port Attributes
The DP83957 supports all the Port Attributes that are re-
quired to comply with the IEEE 8023k-1992 Layer Manage-
ment standard for 10 Mbs Baseband Repeaters with the
exception of aPortID aPortAdminState and aAutoPartition
attributes
The aPortID aPortAdminState and the aAutoPartition attri-
butes are controlled directly by the DP83950
aPortID
Each unique Port ID can be obtained from the DP83950 ID
and the individual Port number (0 – 13) for each DP83950 or
it can be obtained indirectly from the DP83957 The Port ID
must be kept in software
aPortAdminState
This is used to disable or enable a port such that when it is
in disable mode it cannot transmit or receive data This
function can be controlled through the DP83950 DISPT bit
(D7) in the Port Real Time Status Register It is not con-
trolled by the DP83957
aAutoPartitionState
This indicates the state of the auto partition state machine
for a particular port (ie whether the port is currently parti-
tioned or not) This state is obtained directly from the
DP83950 PART bit (D3) in the Port Real Time Status Regis-
ter A software routine needs to poll the Port Status Register
to keep the counter updated This state is not controlled by
the DP83957
aReadableFrame
This represents the total number of frames received with a
valid frame length The DP83957 increments the counter by
one for each frame whose octet count is greater than or
equal to the minFrameSize (64 Bytes) and less than or
equal to the maxFrameSize (1518 bytes) and for which
FCSError and CollisionEvent are NOT asserted This is a
32-bit counter
aReadableOctets
This counter increments by the number of octets received
by the specific port for each frame that has been deter-
mined to be a Readable frame This is a 32-bit counter
aFrameCheckSequenceErrors
This counts the number of frames detected on each port
with an invalid frame check sequence The counter incre-
ments by one for each frame with FCSError signal asserted
and the Framing Error and CollisionEvent signals de-assert-
ed and for those frames with a valid FrameSize This is a
32-bit counter
10
相关PDF资料 |
PDF描述 |
|---|---|
| DP83BC04BJ | Single 8-bit Bus Transceiver |
| DP83BC04BN | Single 8-bit Bus Transceiver |
| DP8400-2 | Error Detection & Correction (EDAC) |
| DP8455V-3 | Disk Data Separator/Synchronizer |
| DP8455V-4 | Disk Data Separator/Synchronizer |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DP83959VUL | 制造商:NSC 制造商全称:National Semiconductor 功能描述:8-Port Lite Ethernet Repeater Interface Controller |
| DP83BC04BJ | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Single 8-bit Bus Transceiver |
| DP83BC04BN | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Single 8-bit Bus Transceiver |
| DP8400-2 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Error Detection & Correction (EDAC) |
| DP8400N-4/A+ | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Error Detection & Correction (EDAC) |
发布紧急采购，3分钟左右您将得到回复。