- 您现在的位置：买卖IC网 > PDF目录381717 > DS1230Y (DALLAS SEMICONDUCTOR) 256K Nonvolatile SRAM(256K 非易失性静态RAM) PDF资料下载
参数资料
| 型号： | DS1230Y |
| 厂商： | DALLAS SEMICONDUCTOR |
| 元件分类： | DRAM |
| 英文描述： | 256K Nonvolatile SRAM(256K 非易失性静态RAM) |
| 中文描述： | 32K X 8 NON-VOLATILE SRAM MODULE, 200 ns, DMA28 |
| 文件页数： | 8/12页 |
| 文件大小： | 120K |
| 代理商： | DS1230Y |
DS1230Y/AB
042398 8/12
POWER–DOWN/POWER–UP TIMING
PARAMETER
CE, at V
IH
before Power–Down
V
CC
slew from V
TP
to 0V (CE at
V
IH
)
V
CC
slew from 0V to V
TP
(CE at
V
IH
)
CE, at V
IH
after Power-Up
(t
A
: See Note 10)
UNITS
μ
s
μ
s
SYMBOL
t
PD
t
F
MIN
0
TYP
MAX
NOTES
11
300
t
R
300
μ
s
t
REC
2
125
ms
(t
A
= 25
°
C)
NOTES
9
PARAMETER
Expected Data Retention Time
SYMBOL
t
DR
MIN
10
TYP
MAX
UNITS
years
WARNING:
Under no circumstance are negative undershoots, of any amplitude, allowed when device is in battery backup mode.
NOTES:
1. WE is high for a Read Cycle.
2. OE = V
IH
or V
IL
. If OE = V
IH
during write cycle, the output buffers remain in a high impedance state.
3. t
WP
is specified as the logical AND of CE and WE. t
WP
is measured from the latter of CE or WE going low to the
earlier of CE or WE going high.
4. t
DH
, t
DS
are measured from the earlier of CE or WE going high.
5. These parameters are sampled with a 5 pF load and are not 100% tested.
6. If the CE low transition occurs simultaneously with or latter than the WE low transition, the output buffers remain
in a high impedance state during this period.
7. If the CE high transition occurs prior to or simultaneously with the WE high transition, the output buffers remain
in high impedance state during this period.
8. If WE is low or the WE low transition occurs prior to or simultaneously with the CE low transition, the output buffers
remain in a high impedance state during this period.
9. Each DS1230Y has a built–in switch that disconnects the lithium source until V
CC
is first applied by the user. The
expected t
DR
is defined as accumulative time in the absence of V
CC
starting from the time power is first applied
by the user.
10.All AC and DC electrical characteristics are valid over the full operating temperature range. For commercial prod-
ucts, this range is 0
°
C to 70
°
C. For industrial products (IND), this range is –40
°
C to +85
°
C.
11. In a power down condition the voltage on any pin may not exceed the voltage on V
CC
.
12.t
WR1
and t
DH1
are measured from WE going high.
13.t
WR2
and t
DH2
are measured from CE going high.
14.DS1230 DIP modules are recognized by Underwriters Laboratory (U.L.
) under file E99151. DS1230 PowerCap
modules are pending U.L. review. Contact the factory for status.
相关PDF资料 |
PDF描述 |
|---|---|
| DS1230AB | 256K NV SRAM(256K非易失性SRAM) |
| DS1231 | Power Monitor Chip(电源监控芯片) |
| DS1231S | Power Monitor Chip(电源监控芯片) |
| DS1232LP(中文) | Low Power MicroMonitor Chip(低功耗微监控芯片) |
| DS1232LPS(中文) | Low Power MicroMonitor Chip(低功耗微监控芯片) |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DS1230Y/AB | 制造商:未知厂家 制造商全称:未知厂家 功能描述:256K Nonvolatile SRAM |
| DS1230Y_10 | 制造商:DALLAS 制造商全称:Dallas Semiconductor 功能描述:256k Nonvolatile SRAM |
| DS1230Y-100 | 功能描述:NVRAM 256k Nonvolatile SRAM RoHS:否 制造商:Maxim Integrated 数据总线宽度:8 bit 存储容量:1024 Kbit 组织:128 K x 8 接口类型:Parallel 访问时间:70 ns 电源电压-最大:5.5 V 电源电压-最小:4.5 V 工作电流:85 mA 最大工作温度:+ 70 C 最小工作温度:0 C 封装 / 箱体:EDIP 封装:Tube |
| DS1230Y-100+ | 功能描述:NVRAM 256k Nonvolatile SRAM RoHS:否 制造商:Maxim Integrated 数据总线宽度:8 bit 存储容量:1024 Kbit 组织:128 K x 8 接口类型:Parallel 访问时间:70 ns 电源电压-最大:5.5 V 电源电压-最小:4.5 V 工作电流:85 mA 最大工作温度:+ 70 C 最小工作温度:0 C 封装 / 箱体:EDIP 封装:Tube |
| DS1230Y-100IND | 制造商:DALLAS 制造商全称:Dallas Semiconductor 功能描述:256k Nonvolatile SRAM |
发布紧急采购，3分钟左右您将得到回复。