- 您现在的位置：买卖IC网 > PDF目录19982 > DS1330YP-70IND (Maxim Integrated)IC NVSRAM 256KBIT 70NS 34PCM PDF资料下载
参数资料
| 型号： | DS1330YP-70IND |
| 厂商： | Maxim Integrated |
| 文件页数： | 2/10页 |
| 文件大小： | 0K |
| 描述： | IC NVSRAM 256KBIT 70NS 34PCM |
| 标准包装： | 40 |
| 格式 - 存储器： | RAM |
| 存储器类型： | NVSRAM（非易失 SRAM） |
| 存储容量： | 256K (32K x 8) |
| 速度： | 70ns |
| 接口： | 并联 |
| 电源电压： | 4.5 V ~ 5.5 V |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 34-PowerCap? 模块 |
| 供应商设备封装： | 34-PowerCap 模块 |
| 包装： | 管件 |
DS1330Y/AB
READ MODE
The DS1330 devices execute a read cycle whenever WE (Write Enable) is inactive (high) and CE (Chip
Enable) and OE (Output Enable) are active (low). The unique address specified by the 15 address inputs
(A 0 – A 14 ) defines which of the 32,768 bytes of data is to be accessed. Valid data will be available to the
eight data output drivers within t ACC (Access Time) after the last address input signal is stable, providing
that CE and OE (Output Enable) access times are also satisfied. If OE and CE access times are not
satisfied, then data access must be measured from the later occurring signal ( CE or OE ) and the limiting
parameter is either t CO for CE or t OE for OE rather than address access.
WRITE MODE
The DS1330 devices execute a write cycle whenever the WE and CE signals are in the active (low) state
after address inputs are stable. The later-occurring falling edge of CE or W E will determine the start of
the write cycle. The write cycle is terminated by the earlier rising edge of CE or WE . All address inputs
must be kept valid throughout the write cycle. WE must return to the high state for a minimum recovery
time (t WR ) before another cycle can be initiated. The OE control signal should be kept inactive (high)
during write cycles to avoid bus contention. However, if the output drivers are enabled ( CE and OE
active) then WE will disable the outputs in t ODW from its falling edge.
DATA RETENTION MODE
The DS1330AB provides full-functional capability for V CC greater than 4.75V and write protects by
4.5V. The DS1330Y provides full-functional capability for V CC greater than 4.5V and write protects by
4.25V. Data is maintained in the absence of V CC without any additional support circuitry. The NV
SRAMs constantly monitor V CC . Should the supply voltage decay, the NV SRAMs automatically write
protect themselves, all inputs become “don’t care,” and all outputs become high-impedance. As V CC falls
below approximately 2.7V, the power switching circuit connects the lithium energy source to RAM to
retain data. During power-up, when V CC rises above approximately 2.7V, the power switching circuit
connects external V CC to the RAM and disconnects the lithium energy source. Normal RAM operation
can resume after V CC exceeds 4.75V for the DS1330AB and 4.5V for the DS1330Y.
SYSTEM POWER MONITORING
DS1330 devices have the ability to monitor the external V CC power supply. When an out-of-tolerance
power supply condition is detected, the NV SRAMs warn a processor-based system of impending power
failure by asserting RST . On power-up, RST is held active for 200ms nominal to prevent system
operation during power-on transients and to allow t REC to elapse. RST has an open drain output driver.
BATTERY MONITORING
The DS1330 devices automatically perform periodic battery voltage monitoring on a 24-hour time
interval. Such monitoring begins within t REC after V CC rises above V TP and is suspended when power
failure occurs.
After each 24-hour period has elapsed, the battery is connected to an internal 1M ? test resistor for one
second. During this one second, if battery voltage falls below the battery voltage trip point (2.6V), the
battery warning output BW is asserted. Once asserted, BW remains active until the module is replaced.
The battery is still retested after each V CC power-up, however, even if BW is active. If the battery voltage
is found to be higher than 2.6V during such testing, BW is de-asserted and regular 24-hour testing
resumes. BW has an open drain output driver.
2 of 10
相关PDF资料 |
PDF描述 |
|---|---|
| RCM08DTBN | CONN EDGECARD 16POS R/A .156 SLD |
| GMM43DTBS | CONN EDGECARD 86POS R/A .156 SLD |
| RCM08DTBH | CONN EDGECARD 16POS R/A .156 SLD |
| DS1330WP-100IND | IC NVSRAM 256KBIT 100NS 34PCM |
| PMEG2020EJ,115 | SCHOTTKY RECT 20V 2A SOD323F |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DS1330YP-70-IND | 制造商:DALLAS 制造商全称:Dallas Semiconductor 功能描述:256k Nonvolatile SRAM with Battery Monitor |
| DS1330YP-70IND+ | 功能描述:NVRAM 256K NV RAM w/Battery Monitor RoHS:否 制造商:Maxim Integrated 数据总线宽度:8 bit 存储容量:1024 Kbit 组织:128 K x 8 接口类型:Parallel 访问时间:70 ns 电源电压-最大:5.5 V 电源电压-最小:4.5 V 工作电流:85 mA 最大工作温度:+ 70 C 最小工作温度:0 C 封装 / 箱体:EDIP 封装:Tube |
| DS13320 | 制造商:SANYO 制造商全称:Sanyo Semicon Device 功能描述:Color TV Owners Manual Manuel dinstructions du teleouleur Color TV Manual Del Propietario |
| DS1336 | 功能描述:IC AFTERBURNER 16-DIP RoHS:否 类别:集成电路 (IC) >> PMIC - O 圈控制器 系列:- 标准包装:1,000 系列:- 应用:电池备份，工业/汽车，大电流开关 FET 型:- 输出数:5 内部开关:是 延迟时间 - 开启:100ns 延迟时间 - 关闭:- 电源电压:3 V ~ 5.5 V 电流 - 电源:250µA 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:16-SOIC（0.154"，3.90mm 宽） 供应商设备封装:16-SOIC N 包装:带卷 (TR) |
| DS1336N | 功能描述:IC AFTERBURNER IND 16-DIP RoHS:否 类别:集成电路 (IC) >> PMIC - O 圈控制器 系列:- 标准包装:1,000 系列:- 应用:电池备份，工业/汽车，大电流开关 FET 型:- 输出数:5 内部开关:是 延迟时间 - 开启:100ns 延迟时间 - 关闭:- 电源电压:3 V ~ 5.5 V 电流 - 电源:250µA 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:16-SOIC（0.154"，3.90mm 宽） 供应商设备封装:16-SOIC N 包装:带卷 (TR) |
发布紧急采购，3分钟左右您将得到回复。