- 您现在的位置：买卖IC网 > PDF目录381719 > DS1371 (Maxim Integrated Products, Inc.) 2-Wire, 32-Bit Binary Counter Watchdog Clock PDF资料下载
参数资料
| 型号： | DS1371 |
| 厂商： | Maxim Integrated Products, Inc. |
| 元件分类： | 通用总线功能 |
| 英文描述： | 2-Wire, 32-Bit Binary Counter Watchdog Clock |
| 中文描述： | I²C、32位二进制计数器看门狗时钟 |
| 文件页数： | 13/14页 |
| 文件大小： | 966K |
| 代理商： | DS1371 |
DS1371
13 of 14
Figures 6 and 7 detail how data transfer is accomplished on the 2-wire bus. Depending upon the state of
the R/
W
bit, two types of data transfer are possible:
Data transfer from a master transmitter to a slave receiver.
The first byte transmitted by the master is
the slave address. Next follows a number of data bytes. The slave returns an acknowledge bit after each
received byte.
Data transfer from a slave transmitter to a master receiver.
The first byte (the slave address) is
transmitted by the master. The slave then returns an acknowledge bit. Next follows a number of data
bytes transmitted by the slave to the master. The master returns an acknowledge bit after all received
bytes other than the last byte. At the end of the last received byte, a “not acknowledge” is returned.
The master device generates all of the serial clock pulses and the START and STOP conditions. A
transfer is ended with a STOP condition or with a repeated START condition. Since a repeated START
condition is also the beginning of the next serial transfer, the bus is not released.
The DS1371 can operate in the following two modes:
Slave receiver mode (DS1371 write mode).
Serial data and clock are received through SDA and SCL.
After each byte is received, an acknowledge bit is transmitted. START and STOP conditions are
recognized as the beginning and end of a serial transfer. Address recognition is performed by hardware
after reception of the slave address and direction bit. The slave address byte is the first byte received after
the START condition is generated by the master. The slave address byte contains the 7-bit DS1371
address, which is 1101000, followed by the direction bit (R/
W
), which for a write is a 0. After receiving
and decoding the slave address byte the DS1371 outputs an acknowledge on SDA. After the DS1371
acknowledges the slave address + write bit, the master transmits a word address to the DS1371. This sets
the register pointer on the DS1371, with the DS1371 acknowledging the transfer. The master may then
transmit zero or more bytes of data, with the DS1371 acknowledging each byte received. The register
pointer increments after each byte is transferred. The master generates a STOP condition to terminate the
data write.
Slave transmitter mode (DS1371 read mode).
The first byte is received and handled as in the slave
receiver mode. However, in this mode, the direction bit indicates that the transfer direction is reversed.
Serial data is transmitted on SDA by the DS1371 while the serial clock is input on SCL. START and
STOP conditions are recognized as the beginning and end of a serial transfer. Address recognition is
performed by hardware after reception of the slave address and direction bit. The slave address byte is the
first byte received after the START condition is generated by the master. The slave address byte contains
the 7-bit DS1371 address, which is 1101000, followed by the direction bit (R/
W
), which for a read is a 1.
After receiving and decoding the slave address byte, the DS1371 outputs an acknowledge on SDA. The
DS1371 then begins to transmit data starting with the register address pointed to by the register pointer. If
the register pointer is not written to before the initiation of a read mode the first address that is read is the
last one stored in the register pointer. The DS1371 must receive a “not acknowledge” to end a read.
相关PDF资料 |
PDF描述 |
|---|---|
| DS1371U | 2-Wire, 32-Bit Binary Counter Watchdog Clock |
| DS1372 | I2C, 32-Bit, Binary Counter Clock with 64-Bit ID |
| DS1374U-3 | I2C, 32-Bit Binary Counter Watchdog RTC with Trickle Charger and Reset Input/Output |
| DS1374U-33 | I2C, 32-Bit Binary Counter Watchdog RTC with Trickle Charger and Reset Input/Output |
| DS1374 | I2C, 32-Bit Binary Counter Watchdog RTC with Trickle Charger and Reset Input/Output |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DS1371_07 | 制造商:DALLAS 制造商全称:Dallas Semiconductor 功能描述:I2C, 32-Bit Binary Counter |
| DS1371U | 功能描述:实时时钟 I2C 32 bit Binary Counter RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 总线接口:I2C 日期格式:DW:DM:M:Y 时间格式:HH:MM:SS RTC 存储容量:64 B 电源电压-最大:5.5 V 电源电压-最小:1.8 V 最大工作温度:+ 85 C 最小工作温度: 安装风格:Through Hole 封装 / 箱体:PDIP-8 封装:Tube |
| DS1371U/C01 | 制造商:Maxim Integrated Products 功能描述:SERIAL RTC USOP DEXCOM - Rail/Tube |
| DS1371U/T&R | 功能描述:实时时钟 I2C 32 bit Binary Counter RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 总线接口:I2C 日期格式:DW:DM:M:Y 时间格式:HH:MM:SS RTC 存储容量:64 B 电源电压-最大:5.5 V 电源电压-最小:1.8 V 最大工作温度:+ 85 C 最小工作温度: 安装风格:Through Hole 封装 / 箱体:PDIP-8 封装:Tube |
| DS1371U+ | 功能描述:实时时钟 I2C 32 bit Binary Counter RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 总线接口:I2C 日期格式:DW:DM:M:Y 时间格式:HH:MM:SS RTC 存储容量:64 B 电源电压-最大:5.5 V 电源电压-最小:1.8 V 最大工作温度:+ 85 C 最小工作温度: 安装风格:Through Hole 封装 / 箱体:PDIP-8 封装:Tube |
发布紧急采购，3分钟左右您将得到回复。