收藏本站
参数资料
型号： DS1374U-3+T&R
厂商： Maxim Integrated Products
文件页数： 7/18页
文件大小： 0K
描述： IC RTC I2C W/CHARGER 10-USOP
产品培训模块： Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
标准包装： 3,000
类型： 二进制计数器
特点： 警报器，方波输出，涓流充电器，监视计时器
时间格式： 二进制
数据格式： 二进制
接口： I²C，2 线串口
电源电压： 2.7 V ~ 3.3 V
电压 - 电源，电池： 1.3 V ~ 3.7 V
工作温度： -40°C ~ 85°C
安装类型： 表面贴装
封装/外壳： 10-TFSOP，10-MSOP（0.118"，3.00mm 宽）
供应商设备封装： 10-µMAX
包装： 带卷 (TR)
DS1374
I2C, 32-Bit Binary Counter Watchdog RTC with
Trickle Charger and Reset Input/Output
____________________________________________________________________
15
S 1101000
0 A XXXXXXXX A
XXXXXXXX
A
XXXXXXXX A
XXXXXXXX
P
DATA TRANSFERRED
(X+1 Bytes + Acknowledge)
SLAVE
ADDRESS
S - START
A - ACKNOWLEDGE
P - STOP
R/W - READ/WRITE OR
DIRECTION BIT
DATA (n)
REGISTER
ADDRESS (n)
DATA (n + 1)
DATA (n + x)
R/W
Figure 9. I2C Write Protocol
S 1101000
1 A XXXXXXXX A
XXXXXXXX
A
XXXXXXXX A
XXXXXXXX
/A
DATA TRANSFERRED
(X+1 Bytes + Acknowledge)
SLAVE
ADDRESS
S - START
A - ACKNOWLEDGE
P - STOP
/A - NOT ACKNOWLEDGE
R/W - READ/WRITE OR
DIRECTION BIT
DATA (n)
DATA (n + 1)
DATA (n + x)
DATA (n + 2)
R/W
Figure 10. I2C Read Protocol
Accordingly, the following bus conditions have been
defined:
Bus not busy: Both data and clock lines remain
high.
Start data transfer: A change in the state of the
data line from high to low, while the clock line is
high, defines a START condition.
Stop data transfer: A change in the state of the
data line from low to high, while the clock line is
high, defines a STOP condition.
Data valid: The state of the data line represents
valid data when, after a START condition, the data
line is stable for the duration of the high period of
the clock signal. The data on the line must be
changed during the low period of the clock signal.
There is one clock pulse per bit of data.
Each data transfer is initiated with a START condi-
tion and terminated with a STOP condition. The
number of data bytes transferred between the
START and the STOP conditions is not limited, and
is determined by the master device. The informa-
tion is transferred byte-wise and each receiver
acknowledges with a ninth bit. A standard mode
(100kHz clock rate) and a fast mode (400kHz clock
rate) are defined within the I2C bus specifications.
Acknowledge: Each receiving device, when
addressed, is obliged to generate an acknowledge
after the reception of each byte. The master device
must generate an extra clock pulse that is associat-
ed with this acknowledge bit.
A device that acknowledges must pull down the
SDA line during the acknowledge clock pulse in
such a way that the SDA line is stable low during
the high period of the acknowledge-related clock
pulse. Setup and hold times must be considered. A
master must signal an end of data to the slave by
not generating an acknowledge bit on the last byte
that has been clocked out of the slave. In this case,
the slave must leave the data line high to enable
the master to generate the STOP condition.
Figures 9 and 10 detail how data transfer is accom-
plished on the 2-wire bus. Depending on the state of
the R/W bit, two types of data transfer are possible:
Data transfer from a master transmitter to a
slave receiver. The first byte transmitted by the
master is the slave address. Next follows a number
of data bytes. The slave returns an acknowledge
bit after each received byte.
Data transfer from a slave transmitter to a mas-
ter receiver. The master transmits the first byte
(the slave address). The slave then returns an
acknowledge bit. Next follows a number of data
bytes transmitted by the slave to the master. The
master returns an acknowledge bit after all
received bytes other than the last byte. At the end
of the last received byte, a “not acknowledge” is
returned.
The master device generates the serial clock puls-
es and the START and STOP conditions. A transfer
is ended with a STOP condition or with a repeated
START condition. Since a repeated START condi-
tion is also the beginning of the next serial transfer,
the bus is not released.
The DS1374 can operate in the following two modes:
Slave Receiver Mode (Write Mode): Serial data
and clock data are received through SDA and SCL.
After each byte is received, an acknowledge bit is
transmitted. START and STOP conditions are rec-
ognized as the beginning and end of a serial trans-
fer. Address recognition is performed by hardware
after reception of the slave address and direction
bit. The slave address byte is the first byte
received after the master generates a START con-
dition. The slave address byte contains the 7-bit
DS1374 address, which is 1101000, followed by
the direction bit (R/W), which is zero for a write.
After receiving and decoding the slave address
byte, the DS1374 outputs an acknowledge on SDA.
相关PDF资料
PDF描述
DS1338U-3+T&R IC RTC 56BYTE NV RAM 3V 8-USOP
VI-J6T-MZ CONVERTER MOD DC/DC 6.5V 25W
VI-J6N-MZ CONVERTER MOD DC/DC 18.5V 25W
VE-26B-MW CONVERTER MOD DC/DC 95V 100W
DS1338U-33+T&R IC RTC 56BYTE NV RAM 3.3V 8-USOP
相关代理商/技术参数
参数描述
DS1375 制造商:DALLAS 制造商全称:Dallas Semiconductor 功能描述:2-Wire Digital Input RTC with Alarm
DS1375T 功能描述:实时时钟 RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 总线接口:I2C 日期格式:DW:DM:M:Y 时间格式:HH:MM:SS RTC 存储容量:64 B 电源电压-最大:5.5 V 电源电压-最小:1.8 V 最大工作温度:+ 85 C 最小工作温度: 安装风格:Through Hole 封装 / 箱体:PDIP-8 封装:Tube
DS1375T/T&R 制造商:Rochester Electronics LLC 功能描述: 制造商:Maxim Integrated Products 功能描述:
DS1375T/T&R 功能描述:实时时钟 RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 总线接口:I2C 日期格式:DW:DM:M:Y 时间格式:HH:MM:SS RTC 存储容量:64 B 电源电压-最大:5.5 V 电源电压-最小:1.8 V 最大工作温度:+ 85 C 最小工作温度: 安装风格:Through Hole 封装 / 箱体:PDIP-8 封装:Tube
DS1375T+ 功能描述:实时时钟 I2C Digital Input w/Alarm RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 总线接口:I2C 日期格式:DW:DM:M:Y 时间格式:HH:MM:SS RTC 存储容量:64 B 电源电压-最大:5.5 V 电源电压-最小:1.8 V 最大工作温度:+ 85 C 最小工作温度: 安装风格:Through Hole 封装 / 箱体:PDIP-8 封装:Tube
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*