- 您现在的位置：买卖IC网 > PDF目录1993 > DS1394U-33+T&R (Maxim Integrated Products)IC RTC SPI 3WIRE W/CHRGR 10-MSOP PDF资料下载
参数资料
| 型号： | DS1394U-33+T&R |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 8/26页 |
| 文件大小： | 0K |
| 描述： | IC RTC SPI 3WIRE W/CHRGR 10-MSOP |
| 产品培训模块： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 标准包装： | 3,000 |
| 类型： | 时钟/日历 |
| 特点： | 警报器，闰年，方波输出，涓流充电器 |
| 时间格式： | HH:MM:SS:hh（12/24 小时） |
| 数据格式： | YY-MM-DD-dd |
| 接口： | SPI |
| 电源电压： | 2.97 V ~ 5.5 V |
| 电压 - 电源，电池： | 1.3 V ~ 5.5 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 10-TFSOP，10-MSOP（0.118"，3.00mm 宽） |
| 供应商设备封装： | 10-µMAX |
| 包装： | 带卷 (TR) |
DS1390–DS1394
Low-Voltage SPI/3-Wire RTCs with
Trickle Charger
16
Maxim Integrated
Alarms
All five devices contain one time-of-day/date alarm.
Writing to registers 88h through 8Ch sets the alarm.
The alarm can be programmed (by the alarm enable
and INTCN bits of the control register) to activate the
SQW/INT or INT output on an alarm-match condition.
The alarm can activate the SQW/INT or INT output while
the device is running from VBACKUP if BBSQI is
enabled. Bit 7 of each of the time-of-day/date alarm
registers are mask bits (Table 4). When all the mask
bits for each alarm are logic 0, an alarm only occurs
when the values in the timekeeping registers 00h to 06h
match the values stored in the time-of-day/date alarm
registers. The alarms can also be programmed to
repeat every second, minute, hour, day, or date. Table
4 shows the possible settings. Configurations not listed
in the table result in illogical operation.
The DY/DT bits (bit 6 of the alarm day/date registers)
control whether the alarm value stored in bits 0 to 5 of
that register reflects the day of the week or the date of
the month. If DY/DT is written to logic 0, the alarm is the
result of a match with date of the month. If DY/DT is
written to a logic 1, the alarm is the result of a match
with day of the week.
When the RTC register values match alarm register set-
tings, the alarm-flag (AF) bit is set to logic 1. If the
alarm-interrupt enable (AIE) is also set to logic 1 and
the INTCN bit is set to logic 1, the alarm condition acti-
vates the SQW/INT signal.
Since the contents of register 08h are expected to nor-
mally contain a match value of 00–99 decimal, the
codes F[0–9], and FF have been used to tell the part to
mask the tenths or hundredths of seconds accordingly.
Power-Up/Down, Reset, and
Pushbutton Reset Functions
A precision temperature-compensated reference and
comparator circuit monitors the status of VCC. When an
out-of-tolerance condition occurs, an internal power-fail
signal is generated that blocks read/write access to the
device and forces the RST pin (DS1391/DS1393 only)
low. When VCC returns to an in-tolerance condition, the
internal power-fail signal is held active for tRST to allow
the power supply to stabilize, and the RST (DS1391/
DS1393 only) pin is held low. If the EOSC bit is set to
logic 1 (to disable the oscillator in battery-backup
mode), the internal power-fail signal and the RST pin is
kept active for tRST plus the startup time of the oscillator.
The DS1391/DS1393 provide for a pushbutton switch to
be connected to the RST output pin. When the
DS1391/DS1393 are not in a reset cycle, it continuously
monitors the RST signal for a low-going edge. If an
edge is detected, the part debounces the switch by
pulling the RST pin low and inhibits read/write access.
After PBDB has expired, the part continues to monitor
the RST line. If the line is still low, it continues to monitor
the line looking for a rising edge. Upon detecting
release, the part forces the RST pin low and holds it low
for an additional PBDB.
ALARM REGISTER MASK BITS (BIT 7)
REGISTE
R 08H
DY/
DT
AM4
AM3
AM2
AM1
ALARM RATE
FFh
X
1
Alarm every 1/100th of a second
F[0–9]h
X
1
Alarm when hundredths of seconds match
[0–9][0–9]
X
1
Alarm when tenths, hundredths of seconds match
[0–9][0–9]
X
1
0
Alarm when seconds, tenths, and hundredths of seconds
match
[0–9][0–9]
X
1
0
Alarm when minutes, seconds, tenths, and hundredths of
seconds match
[0–9][0–9]
X
1
0
Alarm when hours, minutes, seconds, tenths, and
hundredths of seconds match
[0–9][0–9]
0
Alarm when date, hours, minutes, seconds, tenths, and
hundredths of seconds match
[0–9][0–9]
1
0
Alarm when day, hours, minutes, seconds, tenths, and
hundredths of seconds match
Table 4. Alarm Mask Bits
相关PDF资料 |
PDF描述 |
|---|---|
| DS14285SN+T&R | IC RTC W/NV RAM CNTRL 24-SOIC |
| DS1486P-120+ | IC TIMEKEEPER RAM 1MB 34-PCM |
| DS1500WE | IC RTC Y2KC W/NV CTRL 32-TSOP |
| DS1501YSN+T&R | IC RTC WDOG Y2K 5V IND 28-SOIC |
| DS1553P-70+ | IC RTC RAM Y2K 5V 70NS 34-PCM |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DS1395 | 制造商:DALLAS 制造商全称:Dallas Semiconductor 功能描述:RAMified Real Time Clock |
| DS1395N | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Peripheral IC |
| DS1395S | 制造商:DALLAS 制造商全称:Dallas Semiconductor 功能描述:RAMified Real Time Clock |
| DS1395SN | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Peripheral IC |
| DS1397 | 制造商:DALLAS 制造商全称:Dallas Semiconductor 功能描述:RAMified Real Time Clock |
发布紧急采购，3分钟左右您将得到回复。