- 您现在的位置：买卖IC网 > PDF目录1994 > DS1678S/T&R (Maxim Integrated Products)IC RECORDER REALTIME EVENT 8SOIC PDF资料下载
参数资料
| 型号： | DS1678S/T&R |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 13/25页 |
| 文件大小： | 0K |
| 描述： | IC RECORDER REALTIME EVENT 8SOIC |
| 标准包装： | 2,000 |
| 类型： | 时间事件记录器 |
| 特点： | 警报器，闰年，NVSRAM，Y2K |
| 存储容量： | 32B |
| 时间格式： | HH:MM:SS（12/24 小时） |
| 数据格式： | YY-MM-DD-dd |
| 接口： | I²C，2 线串口 |
| 电源电压： | 4.5 V ~ 5.5 V |
| 电压 - 电源，电池： | 2.6 V ~ 3.5 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 8-SOIC（0.209"，5.30mm 宽） |
| 供应商设备封装： | 8-SO |
| 包装： | 带卷 (TR) |
DS1678 Real-Time Event Recorder
20 of 25
STATUS REGISTER (0Fh)
MSB
LSB
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
0
MEM CLR
MIP
CM
LOBAT
ROF
0
ALMF
Bit 6: Memory Cleared (MEM CLR). This bit indicates that the Event-Log Memory, Event Counter,
and Start Time Stamp registers are all cleared to zero. MEM CLR is cleared to zero when an event-log
mission is started (i.e., MIP = 1).
Bit 5: Mission in Progress (MIP). This bit indicates the sampling status of the DS1678. If MIP is logic
one, the device is currently on a “mission” in which it is operating in the event-logging mode. The MIP
bit is changed to logic one immediately following the activation of
INT if the ME bit of the Control
Register contains a one. To immediately start an event-logging mission via the I2C bus, a one can be
written into the MIP bit and a one is automatically written into the ME bit of the Control Register.
If MIP is logic zero, the DS1678 is not currently in event-logging mode. The MIP bit transitions from
logic one to logic zero whenever event logging is stopped. Event logging is stopped when the DS1678 is
cleared by writing to the clear enable and memory clear bits, or when any memory location including the
RTC or control registers is written to during a mission. The MIP bit can also be written to logic zero by
the end user to stop event logging via the I2C bus. By writing a zero to the MIP bit and stopping the
mission, a zero is automatically written to the ME bit of the Control Register. It cannot, however, be
written to logic one to start a mission unless the MEM CLR bit is a one to signify that the memory has
been cleared.
Bit 4: Clea r Memory (CM). This bit triggers the memory to be cleared if the CLR clear enable and
EOSC oscillator enable bits in the Control Register are set to one. This causes the Event-Log Memory,
Event Counter, and Start Time Stamp registers to all be cleared to zeros. Once the memory has been
cleared, the CLR enable bit and the CM bits are set to zeros, and the MEM CLR bit is set to one to allow
a new mission to begin. Clearing the memory is a two-write process to reduce the risk of accidentally
erasing the memory. The CLR bit must be set to one before the CM bit can be written to one. During the
clear memory operation, the DS1678 should not be accessed for 500
s while the memory is erased. The
MEM CLR bit should read a one before trying to access the cleared memory or registers.
Bit 3: Low-Battery Flag (LOBAT). This bit reflects the status of the backup power source connected to
the VBAT pin. A logic one for this bit indicates an exhausted lithium energy source.
Bit 2: Rollover Flag (R OF). This bit is set to one if the RO bit of the Control Register is set to one, the
last data log memory location has been filled, and a new event has occurred, which causes the time/date
stamp to be overwritten. If RO is set to zero (rollover is disabled), the last data log memory location has
been filled, and a new event has occurred, ROF is set to one to indicate that more events have occurred
than the number of available memory locations. The event counter continues to record events, even after
the event-log memory is full. The ROF is cleared by the clear memory command.
Bit 0: Alarm Flag (ALMF). A logic one in the alarm flag bit indicates that the current time has matched
the time-of-day alarm registers. If, at the same time, the DISx bits are both logic zero,
INT goes low to
issue an alarm interrupt. ALMF is a read-only bit and is cleared by accessing any of the Alarm Register
bytes either with a read or a write. Writing any memory location during a mission stops the mission. A
mission cannot be started when the DISx bits are set to zero.
相关PDF资料 |
PDF描述 |
|---|---|
| DS1682S | IC TIMEKEEPER ALARM ELAPSE 8SOIC |
| DS1683S+T&R | IC REAL TIME EVENT REC 8SOIC |
| DS1685EN-5/T&R | IC RTC 5V 64BIT Y2K IND 24TSSOP |
| DS1688S+ | IC RTC W/NV RAM CTRL 28-SOIC |
| DS1689SN+T&R | IC RTC SER NV RAM CTRL IN 28SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DS1679 | 制造商:未知厂家 制造商全称:未知厂家 功能描述: |
| DS1679B | 制造商:Maxim from Components Direct 功能描述:THE MAXIM DS1679B IS A LOW-SIDE MOSFET DRIVER. - Rail/Tube 制造商:Maxim 功能描述:The Maxim DS1679B is a Low-Side MOSFET Driver. |
| DS1679BS | 制造商:Rochester Electronics LLC 功能描述: 制造商:Maxim Integrated Products 功能描述: |
| DS1679J | 制造商:NSC 制造商全称:National Semiconductor 功能描述:Hex TRI-STATEE TTL to MOS Drivers |
| DS1679J/A+ | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Memory Driver |
发布紧急采购，3分钟左右您将得到回复。