- 您现在的位置：买卖IC网 > PDF目录1994 > DS1682S (Maxim Integrated Products)IC TIMEKEEPER ALARM ELAPSE 8SOIC PDF资料下载
参数资料
| 型号： | DS1682S |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 3/14页 |
| 文件大小： | 0K |
| 描述： | IC TIMEKEEPER ALARM ELAPSE 8SOIC |
| 产品培训模块： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 标准包装： | 100 |
| 类型： | 耗用时间计数器 |
| 特点： | 警报器，EEPROM |
| 存储容量： | 10B |
| 时间格式： | 二进制 |
| 数据格式： | 二进制 |
| 接口： | I²C，2 线串口 |
| 电源电压： | 2.5 V ~ 5.5 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 8-SOIC（0.154"，3.90mm 宽） |
| 供应商设备封装： | 8-SOIC |
| 包装： | 管件 |
User Memory
There are 10 bytes of user-programmable, EEPROM
memory. Once the write-memory disable flag is set to
1, the memory becomes read-only. User memory is not
stored in EEPROM until an event becomes inactive.
2-Wire Serial Data Bus
The DS1682 supports a bidirectional, 2-wire bus and
data-transmission protocol. A device that sends data onto
the bus is defined as a transmitter and a device receiving
data, a receiver. The device that controls the message is
called a master, and the devices controlled by the master
are slaves. A master device that generates the serial clock
(SCL), controls the bus access, and generates the START
and STOP conditions must control the bus. The DS1682
operates as a slave on the 2-wire bus. Connections to
the bus are made through the open-drain I/O lines SDA
and SCL.
The following bus protocol has been defined (Figure 6):
● Data transfer can be initiated only when the bus is
not busy.
● During data transfer, the data line must remain stable
whenever the clock line is high. Changes in the data
line while the clock line is high are interpreted as
control signals.
Accordingly, the following bus conditions have been
defined:
Bus Not Busy: Both data and clock lines remain high.
Start Data Transfer: A change in the state of the data
line, from high to low, while the clock is high,
defines a START condition.
Stop Data Transfer: A change in the state of the data
line, from low to high, while the clock line is high, defines
the STOP condition.
Data Valid: The state of the data line represents valid
data when, after a START condition, the data line is stable
for the duration of the high period of the clock signal. The
data on the line must be changed during the low period of
the clock signal. There is one clock pulse per bit of data.
Each data transfer is initiated with a START condition
and terminated with a STOP condition. The number of
data bytes transferred between START and STOP condi-
tions are not limited, and are determined by the master
device. The information is transferred byte-wise and each
receiver acknowledges with a ninth bit. Within the bus
specifications a standard mode (100kHz clock rate) and a
fast mode (400kHz clock rate) are defined.
Acknowledge: Each receiving device, when addressed,
is obliged to generate an acknowledge after it receives
each byte. The master device must generate an extra
clock pulse, which is associated with this acknowledge bit.
A device that acknowledges must pull down the SDA line
during the acknowledge clock pulse in such a way that
the SDA line is stable low during the high period of the
acknowledge-related clock pulse. Of course, setup and
hold times must be considered. A master must signal an
end-of-data to the slave by not generating an acknowl-
edge bit on the last byte that has been clocked out of the
slave. In this case, the slave must leave the data line high
to enable the master to generate the STOP condition.
Figure 6. Timing Diagram: Data Transfer on 2-Wire Serial Bus
1
SCL
MSB
SDA
START
CONDITION
1
2
SLAVE ADDRESS
2
6
7
8
3-8
9
ACK
R/W
DIRECTION
BIT
ACKNOWLEDGEMENT
SIGNAL FROM RECEIVER
ACKNOWLEDGEMENT
SIGNAL FROM RECEIVER
REPEATED IF MORE BYTES
ARE TRANSFERRED
STOP CONDITION
OR
REPEATED
START CONDITION
ACK
9
DS1682
Total-Elapsed-Time Recorder
with Alarm
www.maximintegrated.com
Maxim Integrated │ 11
相关PDF资料 |
PDF描述 |
|---|---|
| DS1683S+T&R | IC REAL TIME EVENT REC 8SOIC |
| DS1685EN-5/T&R | IC RTC 5V 64BIT Y2K IND 24TSSOP |
| DS1688S+ | IC RTC W/NV RAM CTRL 28-SOIC |
| DS1689SN+T&R | IC RTC SER NV RAM CTRL IN 28SOIC |
| DS17285S-3NT | IC RTC 3V 2K NV RAM 24-SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DS1682S/GG8 | 制造商:Maxim Integrated Products 功能描述: |
| DS1682S/T&R | 制造商:Maxim Integrated Products 功能描述:REAL TIME CLOCK SERL 10BYTE 8SOIC - Tape and Reel 制造商:Maxim Integrated Products 功能描述:IC TIMEKEEPER ALARM ELAPSE 8SOIC |
| DS1682S/T&R | 功能描述:实时时钟 Total-Elapsed-Time Recorder w/Alarm RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 总线接口:I2C 日期格式:DW:DM:M:Y 时间格式:HH:MM:SS RTC 存储容量:64 B 电源电压-最大:5.5 V 电源电压-最小:1.8 V 最大工作温度:+ 85 C 最小工作温度: 安装风格:Through Hole 封装 / 箱体:PDIP-8 封装:Tube |
| DS1682S/TR | 制造商:Maxim Integrated Products 功能描述: |
| DS1682S+ | 功能描述:实时时钟 Total-Elapsed-Time Recorder w/Alarm RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 总线接口:I2C 日期格式:DW:DM:M:Y 时间格式:HH:MM:SS RTC 存储容量:64 B 电源电压-最大:5.5 V 电源电压-最小:1.8 V 最大工作温度:+ 85 C 最小工作温度: 安装风格:Through Hole 封装 / 箱体:PDIP-8 封装:Tube |
发布紧急采购，3分钟左右您将得到回复。