- 您现在的位置：买卖IC网 > PDF目录1913 > DS1876T+T&R (Maxim Integrated Products)IC CTRLR SFP DUAL LDD 28TQFN PDF资料下载
参数资料
| 型号： | DS1876T+T&R |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 13/69页 |
| 文件大小： | 0K |
| 描述： | IC CTRLR SFP DUAL LDD 28TQFN |
| 产品培训模块： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 标准包装： | 2,500 |
| 类型： | SFP 激光控制器 |
| 输入类型： | 逻辑 |
| 输出类型： | 逻辑 |
| 接口： | I²C |
| 电流 - 电源： | 10mA |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 28-WFQFN 裸露焊盘 |
| 供应商设备封装： | 28-TQFN-EP（5x5） |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页当前第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页
20
Maxim Integrated
SFP Controller with Dual LDD Interface
DS1876
of SCL during a bit read. The device shifts out each
bit of data on SDA at the falling edge of the previous
SCL pulse and the data bit is valid at the rising edge
of the current SCL pulse. Remember that the master
generates all SCL clock pulses, including when it is
reading bits from the slave.
Acknowledgement (ACK and NACK): An acknowl-
edgement (ACK) or not-acknowledge (NACK) is
always the 9th bit transmitted during a byte transfer.
The device receiving data (the master during a read
or the slave during a write operation) performs an ACK
by transmitting a zero during the 9th bit. A device per-
forms a NACK by transmitting a one during the 9th bit.
Timing (Figure 12) for the ACK and NACK is identical
to all other bit writes. An ACK is the acknowledgment
that the device is properly receiving data. A NACK is
used to terminate a read sequence or as an indication
that the device is not receiving data.
Byte Write: A byte write consists of 8 bits of informa-
tion transferred from the master to the slave (most
significant bit first) plus a 1-bit acknowledgement from
the slave to the master. The 8 bits transmitted by the
master are done according to the bit write definition
and the acknowledgement is read using the bit read
definition.
Byte Read: A byte read is an 8-bit information transfer
from the slave to the master plus a 1-bit ACK or NACK
from the master to the slave. The 8 bits of information
that are transferred (most significant bit first) from the
slave to the master are read by the master using the
bit read definition, and the master transmits an ACK
using the bit write definition to receive additional data
bytes. The master must NACK the last byte read to
terminate communication so the slave returns control
of SDA to the master.
Slave Address Byte: Each slave on the I2C bus
responds to a slave address byte sent immediately
following a START condition. The slave address byte
contains the slave address in the most significant 7bits
and the R/W bit in the least significant bit.
The DS1876 responds to three slave addresses. The
auxiliary memory always responds to a fixed I2C slave
address, A0h. (If the main device’s slave address
is programmed to be A0h, access to the auxiliary
memory is disabled.) The Lower Memory and Tables
00h–06h respond to I2C slave addresses whose lower
3 bits are configurable (A0h–AEh, B0h
-BEh) using the
DEVICE ADDRESS byte (Table 02h, Register 8Bh). The
user also must set the ASEL bit (Table 02h, Register
88h) for this address to be active. By writing the cor-
rect slave address with R/W = 0, the master indicates
it writes data to the slave. If R/W = 1, the master reads
data from the slave. If an incorrect slave address is
written, the DS1876 assumes the master is communi-
cating with another I2C device and ignores the com-
munications until the next START condition is sent.
Memory Address: During an I2C write operation
to the DS1876, the master must transmit a memory
address to identify the memory location where the
slave is to store the data. The memory address is
Figure 12. I2C Timing
SCL
NOTE: TIMING IS REFERENCED TO VIL(MAX) AND VIH(MIN).
SDA
STOP
START
REPEATED
START
tBUF
tHD:STA
tHD:DAT
tSU:DAT
tSU:STO
tHD:STA
tSP
tSU:STA
tHIGH
tR
tF
tLOW
相关PDF资料 |
PDF描述 |
|---|---|
| DS1877T+T&R | IC CTLR/MON SFP 1-2CH 28TQFN |
| DS1878T+T&R | IC CTLR SFP W/DGTL LDD RX 28TQFN |
| DS1881Z-050+T&R | IC DGTL POT NV 2CH 45K 16-SOIC |
| DS1882Z-050+T&R | IC POT DIGIT DL LOG 50K 16SOIC |
| DS1884AT+T | IC SFP PON ONU CTRLR 24TQFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DS1877 | 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:SFP Controller for Dual Rx Interface |
| DS1877T+ | 功能描述:ADC / DAC多通道 SFP+ Controller w/ Dual RX Interface RoHS:否 制造商:Texas Instruments 转换速率: 分辨率:8 bit 接口类型:SPI 电压参考: 电源电压-最大:3.6 V 电源电压-最小:2 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-40 |
| DS1877T+T&R | 制造商:Maxim Integrated Products 功能描述:SFP CTRLR FOR DUAL RX INTERFACE TQF - Tape and Reel 制造商:Maxim Integrated Products 功能描述:IC CTLR/MON SFP 1-2CH 28TQFN |
| DS1877T+T&R | 功能描述:ADC / DAC多通道 SFP+ Controller w/ Dual RX Interface RoHS:否 制造商:Texas Instruments 转换速率: 分辨率:8 bit 接口类型:SPI 电压参考: 电源电压-最大:3.6 V 电源电压-最小:2 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-40 |
| DS1877T+TR | 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:SFP Controller for Dual Rx Interface |
发布紧急采购，3分钟左右您将得到回复。