- 您现在的位置：买卖IC网 > PDF目录1914 > DS1884AT+T (Maxim Integrated Products)IC SFP PON ONU CTRLR 24TQFN PDF资料下载
参数资料
| 型号： | DS1884AT+T |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 28/92页 |
| 文件大小： | 0K |
| 描述： | IC SFP PON ONU CTRLR 24TQFN |
| 标准包装： | 2,500 |
| 系列： | * |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页当前第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页
DS1884
SFP and PON ONU Controller
with Digital LDD Interface
34
Maxim Integrated
Power Leveling
The DS1884 supports power leveling as described in
G.984.2. The POW_LEV[1:0] bits in UPDATE A2h Lower
Memory, Register 6Fh allow for three power level set-
tings: 0dB, -3dB, and -6dB. Depending on the operation
mode, a combination of SET_IMOD and the KRMD bits
(MAX3710 TXCTRL3 register) are adjusted to meet these
power-level settings. The KRMD bits adjust the gain of
the APC loop and extinction ratio loop.
Manual MAX3710 Operations
The master interface is controllable using four registers
in the DS1884: 3WCTRL, ADDRESS, WRITE, READ.
Commands can be manually issued while the DS1884 is
in normal operation mode. It is also possible to suspend
normal 3-wire commands so that only manual operation
commands are sent (3WCTRL, A2h Table 04h, Register
I2C Communication
I2C Definition
The following terminology is commonly used to describe
I2C data transfers.
Master Device: The master device controls the slave
devices on the bus. The master device generates SCL
clock pulses and START and STOP conditions.
Slave Devices: Slave devices send and receive data
at the master’s request.
Bus Idle or Not Busy: Time between STOP and
START conditions when both SDA and SCL are inac-
tive and in their logic-high states.
START Condition: A START condition is generated by
the master to initiate a new data transfer with a slave.
Transitioning SDA from high to low while SCL remains
high generates a START condition. See Figure 18 for
applicable timing.
STOP Condition: A STOP condition is generated
by the master to end a data transfer with a slave.
Transitioning SDA from low to high while SCL remains
high generates a STOP condition. See Figure 18 for
applicable timing.
Repeated START Condition: The master can use a
repeated START condition at the end of one data transfer
to indicate that it will immediately initiate a new data trans-
fer following the current one. Repeated STARTs are com-
monly used during read operations to identify a specific
memory address to begin a data transfer. A repeated
START condition is issued identically to a normal START
condition. See Figure 18 for applicable timing.
Bit Write: Transitions of SDA must occur during the
low state of SCL. The data on SDA must remain valid
and unchanged during the entire high pulse of SCL
plus the setup and hold time requirements (Figure 18).
Data is shifted into the device during the rising edge
of the SCL.
Bit Read: At the end a write operation, the master
must release the SDA bus line for the proper amount
of setup time before the next rising edge of SCL during
a bit read (Figure 18). The device shifts out each bit of
data on SDA at the falling edge of the previous SCL
pulse and the data bit is valid at the rising edge of the
current SCL pulse. Remember that the master gener-
ates all SCL clock pulses, including when it is reading
bits from the slave.
Table 13. Power Leveling Details
LOOP OPERATING
MODE
POWER LEVEL
(dB)
POW_LEV[1:0]
MODULATION CHANGE
KRMD[2:1]
(MAX3710)
Open Loop
0
00
None
1X
-3
01
Right-shift value written to SET_IMOD once
01
-6
11
Right-shift value written to SET_IMOD twice
00
APC Loop
0
00
None
1X
-3
01
Right-shift value written to SET_IMOD once
01
-6
11
Right-shift value written to SET_IMOD twice
00
Dual Closed Loop
0
00
None
1X
-3
01
None
01
-6
11
None
00
相关PDF资料 |
PDF描述 |
|---|---|
| DS2105Z+ | IC SCSI TERMINATOR 16-SOIC |
| DS2106S/T&R | IC TERMINATOR SCSI 28-SOIC |
| DS2108S+T&R | IC TERM SCSI DIFF/SWITCH 24-SOIC |
| DS2114Z | IC TERM SCSI 2% 150MIL 16-SOIC |
| DS2117MX/T&R | IC TERM SCSI LVD/SE ULT-3 FCHIP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DS1884T+ | 功能描述:ADC / DAC多通道 SFP+ Controller w/ Digi LDD Interface RoHS:否 制造商:Texas Instruments 转换速率: 分辨率:8 bit 接口类型:SPI 电压参考: 电源电压-最大:3.6 V 电源电压-最小:2 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-40 |
| DS1884T+T | 功能描述:ADC / DAC多通道 SFP+ Controller w/ Digi LDD Interface RoHS:否 制造商:Texas Instruments 转换速率: 分辨率:8 bit 接口类型:SPI 电压参考: 电源电压-最大:3.6 V 电源电压-最小:2 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-40 |
| DS1886 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:带有数字LDD接口的SFP和PON ONU控制器 |
| DS1886_V1 | 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:SFP and PON ONU Controller with Digital LDD Interface |
| DS1886T+ | 功能描述:接口 - 专用 PON ONU/SFP CTRLR W/DIG LDD INT RoHS:否 制造商:Texas Instruments 产品类型:1080p60 Image Sensor Receiver 工作电源电压:1.8 V 电源电流:89 mA 最大功率耗散: 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:BGA-59 |
发布紧急采购，3分钟左右您将得到回复。