- 您现在的位置：买卖IC网 > PDF目录97866 > DS21372T (DALLAS SEMICONDUCTOR) SPECIALTY TELECOM CIRCUIT, PQFP32 PDF资料下载
参数资料
| 型号： | DS21372T |
| 厂商： | DALLAS SEMICONDUCTOR |
| 元件分类： | Telecom IC:Other |
| 英文描述： | SPECIALTY TELECOM CIRCUIT, PQFP32 |
| 封装： | TQFP-32 |
| 文件页数： | 5/21页 |
| 文件大小： | 214K |
| 代理商： | DS21372T |
DS21372
13 of 21
PATTERN RECEIVE REGISTERS
(MSB)
(LSB)
PR31
PR30
PR29
PR28
PR27
PR26
PR25
PR24
PRR3 (addr.=10 Hex)
PR23
PR22
PR21
PR20
PR19
PR18
PR17
PR16
PRR2 (addr.=11 Hex)
PR15
PR14
PR13
PR12
PR11
PR10
PR9
PR8
PRR1 (addr.=12 Hex)
PR7
PR6
PR5
PR4
PR3
PR2
PR1
PR0
PRR0 (addr.=13 Hex)
11.
STATUS REGISTER AND INTERRUPT MASK REGISTER
The Status Register (SR) contains information on the current real time status of the DS21372. When a
particular event has occurred, the appropriate bit in the register will be set to a 1. All of the bits in these
registers (except for the SYNC bit) operate in a latched fashion. This means that if an event occurs and a
bit is set to a 1 in any of the registers, it will remain set until the user reads that bit. For the BED, BCOF,
and BECOF status bits, they will be cleared when read and will not be set again until the event has
occurred again. For RLOS, RA0, and RA1 status bits, they will be cleared when read if the condition no
longer persists.
The SR register has the unique ability to initiate a hardware interrupt via the INT pin. Each of the alarms
and events in the SR can be either masked or unmasked from the interrupt pins via the Interrupt Mask
Register (IMR).
SR: STATUS REGISTER (ADDRESS=14 HEX)
(MSB)
(LSB)
-
RA1
RA0
RLOS
BED
BCOF
BECOF
SYNC
SYMBOL
POSITION
NAME AND DESCRIPTION
-SR.7
Not Assigned. Could be any value when read.
RA1
SR.6
Receive All Ones. Set when 32 consecutive 1s are received;
allowed to be cleared when a 0 is received.
RA0
SR.5
Receive All Zeros. Set when 32 consecutive 0s are received;
allowed to be cleared when a 1 is received.
RLOS
SR.4
Receive Loss Of Sync. Set when the device is searching for
synchronization. Once sync is achieved, will remain set until
read.
BED
SR.3
Bit Error Detection. Set when bit errors are detected.
BCOF
SR.2
Bit Counter Overflow. Set when the 32-bit BCR overflows.
BECOF
SR.1
Bit Error Count Overflow. Set when the 32-bit BECR
overflows.
SYNC
SR.0
Sync. Real time status of the synchronizer (this bit is not
latched). Will be set when synchronization is declared. Will be
cleared when 6 or more bits out of 64 are received in error (if
PCR.2 = 0).
相关PDF资料 |
PDF描述 |
|---|---|
| DS21372 | SPECIALTY TELECOM CIRCUIT, PQFP32 |
| DS2141AN | DATACOM, FRAMER, PDIP40 |
| DS2141AQN | DATACOM, FRAMER, PQCC44 |
| DS2141AQ | DATACOM, FRAMER, PQCC44 |
| DS2141A | DATACOM, FRAMER, PDIP40 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DS21372T+ | 功能描述:网络控制器与处理器 IC 3.3V Bit Error Rate Tester (BERT) RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| DS21372TN | 功能描述:网络控制器与处理器 IC 3.3V Bit Error Rate Tester (BERT) RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| DS21372TN+ | 功能描述:网络控制器与处理器 IC 3.3V Bit Error Rate Tester (BERT) RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| DS214 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Analog IC |
| DS2141A | 功能描述:网络控制器与处理器 IC T1 Controller w/Elastic Store RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
发布紧急采购，3分钟左右您将得到回复。