- 您现在的位置：买卖IC网 > PDF目录9753 > DS21448G+ (Maxim Integrated Products)IC LIU E1/T1/J1 QUAD 144-PBGA PDF资料下载
参数资料
| 型号： | DS21448G+ |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 17/60页 |
| 文件大小： | 0K |
| 描述： | IC LIU E1/T1/J1 QUAD 144-PBGA |
| 产品培训模块： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 标准包装： | 90 |
| 类型： | 线路接口装置（LIU） |
| 驱动器/接收器数： | 4/4 |
| 规程： | T1/E1/J1 |
| 电源电压： | 3.135 V ~ 3.465 V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 144-BGA |
| 供应商设备封装： | 144-TEPBGA（17x17） |
| 包装： | 管件 |
| 其它名称： | 90-21448+G00 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页当前第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页
DS21448 3.3V T1/E1/J1 Quad Line Interface
24 of 60
The bits in the SR register have the unique ability to initiate a hardware interrupt through the
INT output pin. Each
of the alarms and events in the SR can be either masked or unmasked from the interrupt pin through the interrupt
mask register (IMR). The interrupts caused by the RCL, RUA1, and LOTC bits in the SR act differently than the
interrupts caused by the other status bits in the SR. The RCL, RUA1, and LOTC bits forces the
INT pin low
whenever they change state (i.e., go active or inactive). The
INT pin is allowed to return high (if no other interrupts
are present) when the user reads the alarm bit that caused the interrupt to occur, even if the alarm is still present.
The other status bits in the SR can force the
INT pin low when they are set. The INT pin is allowed to return high (if
no other interrupts are present) when the user reads the event bit that caused the interrupt to occur.
The host can quickly determine which of the four LIU channels is generating an interrupt by reading one of the
unused addresses in the 16h–1Fh range in any LIU channel. See the following LIU channel interrupt status
description for additional information.
LIU Channel Interrupt Status
(MSB)
(LSB)
—
LIU4
LIU3
LIU2
LIU1
NAME
POSITION
FUNCTION
N/A
7
Not Assigned. Could be any value when read.
N/A
6
Not Assigned. Could be any value when read.
N/A
5
Not Assigned. Could be any value when read.
N/A
4
Not Assigned. Could be any value when read.
LIU4
3
LIU4 Status Register. A 1 in this bit position indicates that the status register (SR) in channel 4 is
asserting an interrupt.
LIU3
2
LIU3 Status Register. A 1 in this bit position indicates that the status register (SR) in channel 3 is
asserting an interrupt.
LIU2
1
LIU2 Status Register. A 1 in this bit position indicates that the status register (SR) in channel 2 is
asserting an interrupt.
LIU1
0
LIU1 Status Register. A 1 in this bit position indicates that the status register (SR) in channel 1 is
asserting an interrupt.
SR (06H): Status Register
(MSB)
(LSB)
LUP
LDN
LOTC
RUA1
RCL
TCLE
TOCD
PRBSD
NAME
POSITION
FUNCTION
LUP
(Latched)
SR.7
Loop-Up Code Detected. This bit is set when the loop-up code defined in registers RUPCD1 and
RUPCD2 is being received. See Section 6.1 for details.
LDN
(Latched)
SR.6
Loop-Down Code Detected. This bit is set when the loop-down code defined in registers
RDNCD1 and RDNCD2 is being received. See Section 6.1 for details.
LOTC
(Real Time)
SR.5
Loss-of-Transmit Clock. This bit is set when the TCLK pin has not transitioned for 5
s (±2s),
forcing the LOTC pin high.
RUA1
(Latched)
SR.4
Receive Unframed All Ones. This bit is set when an unframed all-ones code is received at RRING
and RTIP (Table 5-A).
RCL
(Latched)
SR.3
Receive Carrier Loss. This bit is set when an RCL condition exists at RRING and RTIP. See
(Table 5-A) for details.
TCLE
(Real Time)
SR.2
Transmit Current-Limit Exceeded. This bit is set when the 50mA (RMS) current limiter is activated
whether or not the current limiter is enabled.
TOCD
(Real Time)
SR.1
Transmit Open-Circuit Detect. This bit is set when the device detects that the TTIP and TRING
outputs are open circuited.
PRBSD
(Real Time)
SR.0
PRBS Detect. This bit is set when the receive side detects a 2
15 - 1 (E1) or a QRSS (T1)
pseudorandom bit sequence (PRBS).
相关PDF资料 |
PDF描述 |
|---|---|
| MC10EP17DTR2G | IC RCVR/DRVR QUAD DIFF 20-TSSOP |
| V375C28M150BF | CONVERTER MOD DC/DC 28V 150W |
| MS3106E20-14S | CONN PLUG 5POS STRAIGHT W/SCKT |
| NB100LVEP17MNR2G | IC DRVR ECL QUAD 2.5V/3.3V 24QFN |
| MX674AKP+ | IC ADC 12BIT W/REF 28-PLCC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DS21448G+ | 功能描述:网络控制器与处理器 IC 3.3V E1/T1/J1 Quad Interface RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| DS21448GN+ | 功能描述:网络控制器与处理器 IC 3.3V E1/T1/J1 Quad Interface RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| DS21448L | 功能描述:网络控制器与处理器 IC 3.3V E1/T1/J1 Quad Interface RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| DS21448L+ | 功能描述:网络控制器与处理器 IC 3.3V E1/T1/J1 Quad Interface RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| DS21448L+W | 功能描述:网络控制器与处理器 IC 3.3V E1/T1/J1 Quad Interface RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
发布紧急采购，3分钟左右您将得到回复。