- 您现在的位置：买卖IC网 > PDF目录9754 > DS2181AQN+T&R (Maxim Integrated Products)IC TXRX CEPT PRIMARY RATE 44PLCC PDF资料下载
参数资料
| 型号： | DS2181AQN+T&R |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 6/32页 |
| 文件大小： | 0K |
| 描述： | IC TXRX CEPT PRIMARY RATE 44PLCC |
| 产品培训模块： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 标准包装： | 500 |
| 类型： | 收发器 |
| 驱动器/接收器数： | 1/1 |
| 规程： | CEPT |
| 电源电压： | 4.5 V ~ 5.5 V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 44-LCC（J 形引线） |
| 供应商设备封装： | 44-PLCC（16.59x16.59） |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页当前第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页
DS2181A
14 of 32
Bits 4 through 8 of timeslot 0 in non-align frames are reserved for national use. When TCR.3 = 1, the
transmitted national bits are sourced from register locations TINR.4 through TINR.0. If TCR.3 = 0, the
national bits are sampled at TIND during bit times 4 through 8 of timeslot 0 in non-align frames.
Reserved bit positions in the TINR must be set to 0 when written; those bits can be 0 or 1 when read.
TXR: TRANSMIT EXTRA REGISTER Figure 10
(MSB)
(LSB)
-
XB1
TDMA
XB2
XB3
SYMBOL
POSITION
NAME AND DESCRIPTION
-
TXR.7
Reserved; must be 0 for proper operation.
-
TXR.6
Reserved; must be 0 for proper operation.
-
TXR.5
Reserved; must be 0 for proper operation.
-
TXR.4
Reserved; must be 0 for proper operation.
XB1
TXR.3
Extra Bit 1
TDMA
TXR.2
Transmit Distant Multiframe Alarm
0 = Normal operation; bit 6 of timeslot 16 in frame 0 clear.
1 = Alarm condition; bit 6 of timeslot 16 in frame 0 set.
XB2
TXR.1
Extra Bit 2
XB3
TXR.0
Extra Bit 3
TRANSMIT EXTRA DATA
In the CAS mode, timeslot 16 of frame 0 contains the multiframe alignment pattern, extra bits and the
distant multiframe alarm. When CAS is enabled (TCR.5 = 0), the extra bits are sourced from TXR.0,
TXR.1 and TXR.3 (TCR.2 = 1) or the extra bits are sampled externally at TXD during the extra bit time
(TCR.2 = 0). The extra bits, alignment pattern and alarm signal are not utilized in the CCS mode (TCR.5
= 1); input TSER overwrites all timeslot 16 bit positions.
Reserved bit positions in the TXR must be set to 0 when written; those bits can be 0 or 1 when read.
TIR1 - TIR4: TRANSMIT IDLE REGISTERS Figure 11
(MSB)
(LSB)
TS7
TS6
TS5
TS4
TS3
TS2
TS1
TS0
1
TIR1
TS15
TS14
TS13
TS12
TS11
TS10
TS9
TS8
TIR2
TS23
TS22
TS21
TS20
TS19
TS18
TS17
TS16
1
TIR3
TS31
TS30
TS29
TS28
TS27
TS26
TS25
TS024
TIR4
SYMBOL
POSITION
NAME AND DESCRIPTION
TS31
TIR4.7
Transmit Idle Registers
TS0
TIR1.0
Each of these bit positions represents a timeslot in the outgoing
stream at TPOS and TNEG; when set, the contents of that timeslot
are forced to idle code (11010101).
NOTE:
1. TS0 and TS16 are not affected by the idle register.
相关PDF资料 |
PDF描述 |
|---|---|
| VI-24N-MX-F4 | CONVERTER MOD DC/DC 18.5V 75W |
| MS27473E16B35PC | CONN PLUG 55POS STRAIGHT W/PINS |
| V375C24M150BG3 | CONVERTER MOD DC/DC 24V 150W |
| VI-24N-MX-F3 | CONVERTER MOD DC/DC 18.5V 75W |
| HI7190IB | IC ADC 24BIT PROGBL SER 20-SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DS2182 | 功能描述:网络控制器与处理器 IC RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| DS2182A | 制造商:DALLAS 制造商全称:Dallas Semiconductor 功能描述:T1 Line Monitor |
| DS2182AQ | 制造商:未知厂家 制造商全称:未知厂家 功能描述:PCM， Other/Special/Miscellaneous |
| DS2182N | 功能描述:网络控制器与处理器 IC RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| DS2182Q | 功能描述:网络控制器与处理器 IC RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
发布紧急采购，3分钟左右您将得到回复。