参数资料
型号: DS21FT42N
厂商: DALLAS SEMICONDUCTOR
元件分类: Digital Transmission Controller
英文描述: DATACOM, FRAMER, PBGA300
封装: 27 X 27 MM, BGA-300
文件页数: 78/115页
文件大小: 534K
代理商: DS21FT42N
DS21FF42/DS21FT42
65 of 115
TRANSMIT A HDLC MESSAGE
1. Make sure HDLC controller is done sending any previous messages and is current sending flags by
checking that the FIFO is empty by reading the TEMPTY status bit in the THIR register
2. Enable either the THALF or TNF interrupt
3. Read THIR to obtain TFULL status
A. If TFULL=0, then write a byte into the FIFO and skip to next step (special case occurs when the
last byte is to be written, in this case set TEOM=1 before writing the byte and then skip to step 6)
B. If TFULL=1, then skip to step 5
4. Repeat step 3
5. Wait for interrupt, skip to step 3
6. Disable THALF or TNF interrupt and enable TMEND interrupt
7. Wait for an interrupt, then read TUDR status bit to make sure packet was transmitted correctly.
19.
FDL/Fs EXTRACTION AND INSERTION
Each Framer/Formatter has the ability to extract/insert data from/ into the Facility Data Link (FDL) in the
ESF framing mode and from/into Fs–bit position in the D4 framing mode. Since SLC–96 utilizes the Fs–
bit position, this capability can also be used in SLC–96 applications. The DS21Q42 contains a complete
HDLC and BOC controller for the FDL and this operation is covered in Section 19.1. To allow for
backward compatibility between the DS21Q42 and earlier devices, the DS21Q42 maintains some legacy
functionality for the FDL and this is covered in Section 19.2. Section 19.3 covers D4 and SLC–96
operation. Please contact the factory for a copy of C language source code for implementing the FDL on
the DS21Q42.
19.1 HDLC AND BOC CONTROLLER FOR THE FDL
19.1.1 General Overview
The DS21Q42 contains a complete HDLC controller with 64–byte buffers in both the transmit and
receive directions as well as separate dedicated hardware for Bit Oriented Codes (BOC). The HDLC
controller performs all the necessary overhead for generating and receiving Performance Report
Messages (PRM) as described in ANSI T1.403 and the messages as described in AT&T TR54016. The
HDLC controller automatically generates and detects flags, generates and checks the CRC check sum,
generates and detects abort sequences, stuffs and destuffs zeros (for transparency), and byte aligns to the
HDLC data stream. The 64–byte buffers in the HDLC controller are large enough to allow a full PRM to
be received or transmitted without host intervention.
The BOC controller will automatically detect
incoming BOC sequences and alert the host. When the BOC ceases, the DS21Q42 will also alert the
host. The user can set the device up to send any of the possible 6–bit BOC codes.
There are thirteen registers that the host will use to operate and control the operation of the HDLC and
BOC controllers. A brief description of the registers is shown in Table 19–1.
相关PDF资料
PDF描述
DS21FF42 DATACOM, FRAMER, PBGA300
DS21FF42N DATACOM, FRAMER, PBGA300
DS21FT44N DATACOM, FRAMER, PBGA300
DS21FT44 DATACOM, FRAMER, PBGA300
DS21Q352 DATACOM, PCM TRANSCEIVER, PBGA256
相关代理商/技术参数
参数描述
DS21FT44 功能描述:网络控制器与处理器 IC RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流(最大值):595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray
DS21FT44+ 功能描述:网络控制器与处理器 IC 4X3 E1 Framer E1 Framer E1 Framer RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流(最大值):595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray
DS21FT44N 功能描述:网络控制器与处理器 IC 4x4 16/4x3 12 Chnl E1/E1 Framer RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流(最大值):595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray
DS21FT44N+ 功能描述:网络控制器与处理器 IC 4x4 16/4x3 12 Chnl E1/E1 Framer RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流(最大值):595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray
DS21Q348 功能描述:网络控制器与处理器 IC RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流(最大值):595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray