参数资料
| 型号： | DS21Q55DK |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 2/32页 |
| 文件大小： | 0K |
| 描述： | KIT DESIGN FOR DS21Q55 |
| 标准包装： | 1 |
| 类型： | 收发器 |
| 适用于相关产品： | DS21Q55 |
| 所含物品： | 主板，子卡，软件和文档 |
第1页当前第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页
DS21Q55DK Quad T1/E1/J1 Transceiver Design Kit
TABLE OF CONTENTS
COMPONENT LIST .....................................................................................................................3
BOARD FLOORPLAN.................................................................................................................4
ERRATA ......................................................................................................................................4
BASIC OPERATION....................................................................................................................4
H ARDWARE C ONFIGURATION .....................................................................................................................4
Using the DK101 Processor Board: ..................................................................................................................... 4
Using the DK2000 Processor Board: ................................................................................................................... 4
General ................................................................................................................................................................. 5
Miscellaneous ....................................................................................................................................................... 5
Q UICK S ETUP (D EMO M ODE ).....................................................................................................................5
Q UICK S ETUP (R EGISTER V IEW ) ........................................................................................................5
ADDRESS MAP ..........................................................................................................................6
FPGA R EGISTER M AP ........................................................................................................................7
ID REGISTERS............................................................................................................................7
CONTROL REGISTERS..............................................................................................................8
FPGA CONTROL EXAMPLES..................................................................................................15
DS21Q55 INFORMATION .........................................................................................................17
DS21Q55DK INFORMATION....................................................................................................17
TECHNICAL SUPPORT ............................................................................................................17
SCHEMATICS ...........................................................................................................................17
DOCUMENT REVISION HISTORY ...........................................................................................17
LIST OF TABLES
Table 1. Daughter Card Address Map........................................................................................................ 6
Table 2. FPGA Register Map ..................................................................................................................... 7
Table 3. TCLKx Source Definition .............................................................................................................. 8
Table 4. TSYSCLKx Source Definition ....................................................................................................... 9
Table 5. RSYSCLKx Source Definition....................................................................................................... 9
Table 6. RSYNCx Function Definition ...................................................................................................... 11
Table 7. TSERx Source Definition............................................................................................................ 12
Table 8. FPGA Configuration for Scenario #1 (Port 1, T1 Mode) .............................................................15
Table 9. FPGA Configuration for Scenario #2 (Port 1, T1 Mode) .............................................................16
Table 10. DS21Q55 Partial Configuration for Scenario #2 (Port 1, T1 Mode)..........................................16
2 of 32
相关PDF资料 |
PDF描述 |
|---|---|
| DS2436K | KIT DEMO BATT ID/MON CHIP DS2436 |
| DS2438K | KIT DEMO SMART BATT MON DS2438 |
| DS26303DK | KIT DESIGN FOR DS26303 |
| DS26502DK | KIT DESIGN FOR DS26502 |
| DS26503DK | KIT DESIGN FOR DS26503 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DS21Q55N | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Quad T1/E1/J1 Transceiver |
| DS21Q58 | 制造商:DALLAS 制造商全称:Dallas Semiconductor 功能描述:E1 Quad Transceiver |
| DS21Q58L | 功能描述:网络控制器与处理器 IC Quad E1 Transceiver RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| DS21Q58L+ | 功能描述:网络控制器与处理器 IC Quad E1 Transceiver RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| DS21Q58LN | 功能描述:网络控制器与处理器 IC RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
发布紧急采购，3分钟左右您将得到回复。