参数资料
| 型号： | DS2431X-S+ |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 13/27页 |
| 文件大小： | 0K |
| 描述： | IC EEPROM 1KBIT 6UCSP |
| 产品培训模块： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 标准包装： | 2,500 |
| 格式 - 存储器： | EEPROMs - 串行 |
| 存储器类型： | EEPROM |
| 存储容量： | 1K（256 x 4） |
| 接口： | 1 线 串行 |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 6-UFBGA，CSPBGA |
| 供应商设备封装： | 6-UCSPR（3x3） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页当前第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页
DS2431
1024-Bit, 1-Wire EEPROM
V PUP
BUS MASTER
R PUP
DS2431 1-Wire PORT
Rx
DATA
Rx
Tx
Rx = RECEIVE
I L
Tx
Tx = TRANSMIT
OPEN-DRAIN
PORT PIN
Figure 8. Hardware Configuration
Initialization
All transactions on the 1-Wire bus begin with an initial-
ization sequence. The initialization sequence consists
of a reset pulse transmitted by the bus master followed
by presence pulse(s) transmitted by the slave(s). The
presence pulse lets the bus master know that the
DS2431 is on the bus and is ready to operate. For more
details, see the 1-Wire Signaling section.
1-Wire ROM Function
Commands
Once the bus master has detected a presence, it can
issue one of the seven ROM function commands that
the DS2431 supports. All ROM function commands are
8 bits long. A list of these commands follows (see the
flowchart in Figure 9).
Read ROM [33h]
The Read ROM command allows the bus master to read
the DS2431’s 8-bit family code, unique 48-bit serial num-
ber, and 8-bit CRC. This command can only be used if
there is a single slave on the bus. If more than one slave
is present on the bus, a data collision occurs when all
slaves try to transmit at the same time (open drain pro-
duces a wired-AND result). The resultant family code and
48-bit serial number result in a mismatch of the CRC.
Match ROM [55h]
The Match ROM command, followed by a 64-bit ROM
sequence, allows the bus master to address a specific
DS2431 on a multidrop bus. Only the DS2431 that exact-
ly matches the 64-bit ROM sequence responds to the
subsequent memory function command. All other slaves
wait for a reset pulse. This command can be used with a
single device or multiple devices on the bus.
Maxim Integrated
100 Ω MOSFET
Search ROM [F0h]
When a system is initially brought up, the bus master
might not know the number of devices on the 1-Wire
bus or their registration numbers. By taking advantage
of the wired-AND property of the bus, the master can
use a process of elimination to identify the registration
numbers of all slave devices. For each bit of the regis-
tration number, starting with the least significant bit, the
bus master issues a triplet of time slots. On the first slot,
each slave device participating in the search outputs
the true value of its registration number bit. On the sec-
ond slot, each slave device participating in the search
outputs the complemented value of its registration num-
ber bit. On the third slot, the master writes the true
value of the bit to be selected. All slave devices that do
not match the bit written by the master stop participat-
ing in the search. If both of the read bits are zero, the
master knows that slave devices exist with both states
of the bit. By choosing which state to write, the bus
master branches in the ROM code tree. After one com-
plete pass, the bus master knows the registration num-
ber of a single device. Additional passes identify the
registration numbers of the remaining devices. Refer to
Application Note 187: 1-Wire Search Algorithm for a
detailed discussion, including an example.
Skip ROM [CCh]
This command can save time in a single-drop bus sys-
tem by allowing the bus master to access the memory
functions without providing the 64-bit ROM code. If
more than one slave is present on the bus and, for
example, a read command is issued following the Skip
ROM command, data collision occurs on the bus as
multiple slaves transmit simultaneously (open-drain
pulldowns produce a wired-AND result).
13
相关PDF资料 |
PDF描述 |
|---|---|
| DS2505P+T&R | IC OTP 16KBIT 6TSOC |
| A42MX24-3PL84I | IC FPGA MX SGL CHIP 36K 84-PLCC |
| EP4CGX75DF27C8 | IC CYCLONE IV GX FPGA 75K 672FBG |
| A42MX24-2PQ208 | IC FPGA MX SGL CHIP 36K 208-PQFP |
| A42MX24-2PQG208 | IC FPGA MX SGL CHIP 36K 208-PQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DS2431X-S+ | 功能描述:电可擦除可编程只读存储器 1024-Bit 1-Wire 电可擦除可编程只读存储器 RoHS:否 制造商:Atmel 存储容量:2 Kbit 组织:256 B x 8 数据保留:100 yr 最大时钟频率:1000 KHz 最大工作电流:6 uA 工作电源电压:1.7 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8 |
| DS2432 | 制造商:DALLAS 制造商全称:Dallas Semiconductor 功能描述:1k-Bit Protected 1-Wire EEPROM with SHA-1 Engine |
| DS2432_12 | 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:1Kb Protected 1-Wire EEPROM with SHA-1 Engine |
| DS2432P | 功能描述:电可擦除可编程只读存储器 RoHS:否 制造商:Atmel 存储容量:2 Kbit 组织:256 B x 8 数据保留:100 yr 最大时钟频率:1000 KHz 最大工作电流:6 uA 工作电源电压:1.7 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8 |
| DS2432P R | 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:1Kb Protected 1-Wire EEPROM with SHA-1 Engine |
发布紧急采购，3分钟左右您将得到回复。