参数资料
型号: DS2433X-S/T&R
厂商: Maxim Integrated
文件页数: 12/23页
文件大小: 0K
描述: IC EEPROM 4KBIT 6FCHIP
标准包装: 2,500
格式 - 存储器: EEPROMs - 串行
存储器类型: EEPROM
存储容量: 4K (256 x 16)
接口: 1 线 串行
工作温度: -40°C ~ 85°C
封装/外壳: 6-XBGA,FCBGA
供应商设备封装: 6-覆晶(2.82x2.54)
包装: 带卷 (TR)

DS2433
INITIALIZATION
All transactions on the 1-Wire bus begin with an initialization sequence. The initialization sequence
consists of a Reset Pulse transmitted by the bus master followed by Presence Pulse(s) transmitted by the
slave(s).
The Presence Pulse lets the bus master know that the DS2433 is on the bus and is ready to operate. For
more details, see the 1-Wire Signaling section.
ROM FUNCTION COMMANDS
Once the bus master has detected a presence, it can issue one of the six ROM function commands. All
ROM function commands are eight bits long. A list of these commands follows (see the flowchart in
Figure 9).
READ ROM [33h]
This command allows the bus master to read the DS2433’s 8-bit family code, unique 48-bit serial
number, and 8-bit CRC. This command can only be used if there is a single DS2433 on the bus. If more
than one slave is present on the bus, a data collision will occur when all slaves try to transmit at the same
time (open drain will produce a wired-AND result). The resultant family code and 48-bit serial number
will result in a mismatch of the CRC.
MATCH ROM [55h]
The match ROM command, followed by a 64-bit ROM sequence, allows the bus master to address a
specific DS2433 on a multidrop bus. Only the DS2433 that exactly matches the 64-bit ROM sequence
will respond to the following memory function command. All slaves that do not match the 64-bit ROM
sequence will wait for a Reset Pulse. This command can be used with a single or multiple devices on the
bus.
SKIP ROM [CCh]
This command can save time in a single drop bus system by allowing the bus master to access the
memory functions without providing the 64-bit ROM code. If more than one slave is present on the bus
and a read command is issued following the Skip ROM command, data collision will occur on the bus as
multiple slaves transmit simultaneously (open-drain pulldowns will produce a wired-AND result).
SEARCH ROM [F0h]
When a system is initially brought up, the bus master might not know the number of devices on the
1-Wire bus or their 64-bit ROM codes. The search ROM command allows the bus master to use a process
of elimination to identify the 64-bit ROM codes of all slave devices on the bus. The search ROM process
is the repetition of a simple 3-step routine: read a bit, read the complement of the bit, then write the
desired value of that bit. The bus master performs this simple, 3-step routine on each bit of the ROM.
After one complete pass, the bus master knows the contents of the ROM in one device. The remaining
number of devices and their ROM codes may be identified by additional passes. Refer to Application
Note 187 for a comprehensive discussion of a search ROM, including an actual example.
12 of 23
相关PDF资料
PDF描述
VI-JWV-CY-B1 CONVERTER MOD DC/DC 5.8V 50W
TACL106M006XTA CAP TANT 10UF 6.3V 20% 0603
R2S12-1515/P-R CONV DC/DC 2W 15VIN 15VOUT SMD
VI-JWP-CY-B1 CONVERTER MOD DC/DC 13.8V 50W
T86E336M025EAAL CAP TANT 33UF 25V 20% 2917
相关代理商/技术参数
参数描述
DS2433X-Z01 功能描述:IC EEPROM 4KBIT 6FCHIP RoHS:否 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:150 系列:- 格式 - 存储器:EEPROMs - 串行 存储器类型:EEPROM 存储容量:4K (2 x 256 x 8) 速度:400kHz 接口:I²C,2 线串口 电源电压:2.5 V ~ 5.5 V 工作温度:-40°C ~ 85°C 封装/外壳:8-VFDFN 裸露焊盘 供应商设备封装:8-DFN(2x3) 包装:管件 产品目录页面:1445 (CN2011-ZH PDF)
DS2433Y 制造商:DALLAS 制造商全称:Dallas Semiconductor 功能描述:4k-Bit 1-Wire EEPROM
DS2433Y-Z01 制造商:DALLAS 制造商全称:Dallas Semiconductor 功能描述:4K-Bit 1-Wire EEPROM
DS2433Y-Z01/T&R 制造商:Maxim Integrated Products 功能描述:IC EEPROM 4KBIT 8SOIC
DS2433Y-Z01/T&R 功能描述:IC EEPROM 4KBIT 8SOIC RoHS:否 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:150 系列:- 格式 - 存储器:EEPROMs - 串行 存储器类型:EEPROM 存储容量:4K (2 x 256 x 8) 速度:400kHz 接口:I²C,2 线串口 电源电压:2.5 V ~ 5.5 V 工作温度:-40°C ~ 85°C 封装/外壳:8-VFDFN 裸露焊盘 供应商设备封装:8-DFN(2x3) 包装:管件 产品目录页面:1445 (CN2011-ZH PDF)